

PIC16C5X

EPROM/ROM-Based 8-Bit CMOS Microcontroller Series

Devices Included in this Data Sheet:

- PIC16C52
- PIC16C54s
- PIC16CR54s
- PIC16C55s
- PIC16C56s
- PIC16CR56s
- PIC16C57s
- PIC16CR57s
- PIC16C58s
- PIC16CR58s

Note: The letter "s" used following the part numbers throughout this document indicate plural, meaning there is more than one part variety for the indicated device.

High-Performance RISC CPU:

- · Only 33 single word instructions to learn
- All instructions are single cycle (200 ns) except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle

Device	Pins	I/O	EPROM/ ROM	RAM
PIC16C52	18	12	384	25
PIC16C54	18	12	512	25
PIC16C54A	18	12	512	25
PIC16C54B	18	12	512	25
PIC16C54C	18	12	512	25
PIC16CR54A	18	12	512	25
PIC16CR54B	18	12	512	25
PIC16CR54C	18	12	512	25
PIC16C55	28	20	512	24
PIC16C55A	28	20	512	24
PIC16C56	18	12	1K	25
PIC16C56A	18	12	1K	25
PIC16CR56A	18	12	1K	25
PIC16C57	28	20	2K	72
PIC16C57C	28	20	2K	72
PIC16CR57B	28	20	2K	72
PIC16CR57C	28	20	2K	72
PIC16C58A	18	12	2K	73
PIC16C58B	18	12	2K	73
PIC16CR58A	18	12	2K	73
PIC16CR58B	18	12	2K	73

- · 12-bit wide instructions
- · 8-bit wide data path
- · Seven or eight special function hardware registers
- Two-level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features:


- 8-bit real time clock/counter (TMR0) with 8-bit programmable prescaler
- Power-On Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code-protection
- Power saving SLEEP mode
- · Selectable oscillator options:
 - RC: Low-cost RC oscillator
 - XT: Standard crystal/resonator
 - HS: High-speed crystal/resonator
 - LP: Power saving, low-frequency crystal

CMOS Technology:

- Low-power, high-speed CMOS EPROM/ROM technology
- Fully static design
- · Wide-operating voltage and temperature range:
 - EPROM Commercial/Industrial 2.0V to 6.25V
 - ROM Commercial/Industrial 2.0V to 6.25V
 - EPROM Extended 2.5V to 6.0V
 - ROM Extended 2.5V to 6.0V
- · Low-power consumption
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μA typical @ 3V, 32 kHz
 - < 0.6 μA typical standby current (with WDT disabled) @ 3V, 0°C to 70°C

Note: In this document, figure and table titles refer to all varieties of the part number indicated, (i.e., The title "Figure 14-1: Load Conditions - PIC16C54A", also refers to PIC16LC54A and PIC16LV54A parts).

Pin Diagrams



Device	Voltage Range	Oscillator Selection (Program)	Oscillator	Process Technology (Microns)	ROM Equivalent	MCLR Filter
PIC16C52	3.0-6.25	User	See Note 1	0.9	—	No
PIC16C54	2.5-6.25	Factory	See Note 1	1.2	PIC16CR54A	No
PIC16C54A	2.0-6.25	User	See Note 1	0.9	_	No
PIC16C54B	2.5-5.5	User	See Note 1	0.7	PIC16CR54B	Yes
PIC16C54C	2.5-5.5	User	See Note 1	0.7	PIC16CR54C	Yes
PIC16C55	2.5-6.25	Factory	See Note 1	1.7	_	No
PIC16C55A	2.5-5.5	User	See Note 1	0.7	_	Yes
PIC16C56	2.5-6.25	Factory	See Note 1	1.7	—	No
PIC16C56A	2.5-5.5	User	See Note 1	0.7	PIC16CR56A	Yes
PIC16C57	2.5-6.25	Factory	See Note 1	1.2	—	No
PIC16C57C	2.5-5.5	User	See Note 1	0.7	PIC16CR57C	Yes
PIC16C58A	2.0-6.25	User	See Note 1	0.9	PIC16CR58A	No ⁽²⁾
PIC16C58B	2.5-5.5	User	See Note 1	0.7	PIC16CR58B	Yes
PIC16CR54A	2.5-6.25	Factory	See Note 1	1.2	N/A	Yes
PIC16CR54B	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR54C	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR56A	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR57B	2.5-6.25	Factory	See Note 1	0.9	N/A	Yes
PIC16CR57C	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR58A	2.5-6.25	Factory	See Note 1	0.9	N/A	Yes
PIC16CR58B	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes

Device Differences

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application. **Note 2:** In PIC16LV58A, MCLR Filter = Yes

Table of Contents

1.0	General Description	5
2.0	PIC16C5X Device Varieties	7
3.0	Architectural Overview	9
4.0	Memory Organization	15
5.0	I/O Ports	25
6.0	Timer0 Module and TMR0 Register	27
7.0	Special Features of the CPU	
8.0	Instruction Set Summary	43
9.0	Development Support	
10.0	Electrical Characteristics - PIC16C52	
11.0	Electrical Characteristics - PIC16C54/55/56/57	67
12.0	DC and AC Characteristics - PIC16C54/55/56/57	
13.0	Electrical Characteristics - PIC16CR54A	
14.0	Electrical Characteristics - PIC16C54A	103
15.0	Electrical Characteristics - PIC16CR57B	
16.0	Electrical Characteristics - PIC16C58A	
17.0	Electrical Characteristics - PIC16CR58A	
18.0	DC and AC Characteristics - PIC16C54A/CR57B/C58A/CR58A	159
19.0	Electrical Characteristics -	
	PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/CS7C/CR57C/C58B/CR58B	171
20.0	DC and AC Characteristics -	
	PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/CS7C/CR57C/C58B/CR58B	183
21.0	Packaging Information	195
Appen	dix A: Compatibility	207
Index		209
On-L in	e Support	211
	C5X Product Identification System	
	•	
PIC16	C54/55/56/57 Product Identification System	214

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- · E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family of low-cost, high performance, 8-bit, fully static, EPROM/ ROM-based CMOS microcontrollers. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle (200 ns) except for program branches which take two cycles. The PIC16C5X delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator and cost saving RC oscillator. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The UV erasable CERDIP packaged versions are ideal for code development, while the cost-effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC16C5X products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, fuzzy logic support tools, a low-cost development programmer, and a full featured programmer. All the tools are supported on IBM^{\circledast} PC and compatible machines.

1.1 Applications

The PIC16C5X series fits perfectly in applications ranging from high-speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices and telecom processors. The EPROM technology makes customizing application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, coprocessor applications).

TABLE 1-1: PIC16C5X FAMILY OF DEVICES

		PIC16C52	PIC16C54s	PIC16CR54s	PIC16C55s	PIC16C56s
Clock	Maximum Frequency of Operation (MHz)	4	20	20	20	20
	EPROM Program Memory (x12 words)	384	512	-	512	1K
Memory	ROM Program Memory (x12 words)	—	-	512	—	—
	RAM Data Memory (bytes)	25	25	25	24	25
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0
	I/O Pins	12	12	12	20	12
	Number of Instructions	33	33	33	33	33
Features	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PICmicro[™] Family devices have Power-on Reset, selectable Watchdog Timer (except PIC16C52), selectable code protect and high I/O current capability.

		PIC16CR56s	PIC16C57s	PIC16CR57s	PIC16C58s	PIC16CR58s
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20
	EPROM Program Memory (x12 words)	—	2К	—	2К	-
Memory	ROM Program Memory (x12 words)	1K	-	2К	-	2К
	RAM Data Memory (bytes)	25	72	72	73	73
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0
	I/O Pins	12	20	20	12	12
	Number of Instructions	33	33	33	33	33
Features	Packages	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PICmicro[™] Family devices have Power-on Reset, selectable Watchdog Timer (except PIC16C52), selectable code protect and high I/O current capability.

2.0 PIC16C5X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16C5X Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16C5X family of devices, there are four device types, as indicated in the device number:

- 1. **C**, as in PIC16C54. These devices have EPROM program memory and operate over the standard voltage range.
- 2. LC, as in PIC16LC54A. These devices have EPROM program memory and operate over an extended voltage range.
- 3. LV, as in PIC16LV54A. These devices have EPROM program memory and operate over a 2.0V to 3.8V range.
- 4. **CR**, as in PIC16CR54A. These devices have ROM program memory and operate over the standard voltage range.
- 5. LCR, as in PIC16LCR54B. These devices have ROM program memory and operate over an extended voltage range.

2.1 UV Erasable Devices (EPROM)

The UV erasable versions, offered in CERDIP packages, are optimal for prototype development and pilot programs

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's PICSTART[®] and PRO MATE[®] programmers both support programming of the PIC16C5X. Third party programmers also are available; refer to the Third Party Guide for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized</u> Quick-Turnaround-Production (SQTP SM) Devices

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, giving the customer a low cost option for high volume, mature products. NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C5X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C5X uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (200ns @ 20MHz) except for program branches.

The PIC16C52 addresses 384 x 12 of program memory, the PIC16C54s/CR54s and PIC16C55s address 512 x 12 of program memory, the PIC16C56s/CR56s address 1K X 12 of program memory, and the PIC16C57s/CR57s and PIC16C58s/CR58s address 2K x 12 of program memory. All program memory is internal.

The PIC16C5X can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C5X has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C5X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C5X device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.




FIGURE 3-1: PIC16C5X SERIES BLOCK DIAGRAM

TABLE 3-1:	PINOUT DESCRIPTION - PIC16C52, PIC16C54s, PIC16CR54s, PIC16C56s,
	PIC16CR56s, PIC16C58s, PIC16CR58s

Name	DIP, SOIC No.	SSOP No.	I/O/P Type	Input Levels	Description
RA0	17	19	I/O	TTL	Bi-directional I/O port
RA1	18	20	I/O	TTL	
RA2	1	1	I/O	TTL	
RA3	2	2	I/O	TTL	
RB0	6	7	I/O	TTL	Bi-directional I/O port
RB1	7	8	I/O	TTL	
RB2	8	9	I/O	TTL	
RB3	9	10	I/O	TTL	
RB4	10	11	I/O	TTL	
RB5	11	12	I/O	TTL	
RB6	12	13	I/O	TTL	
RB7	13	14	I/O	TTL	
TOCKI	3	3	1	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in
					use, to reduce current consumption.
MCLR/Vpp	4	4	I	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. Voltage on the MCLR/VPP pin must not exceed VDD to avoid unintended entering of programming mode.
OSC1/CLKIN	16	18	I	ST	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	0		Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
Vdd	14	15,16	Р	_	Positive supply for logic and I/O pins.
Vss	5	5,6	Р	_	Ground reference for logic and I/O pins.

Legend: I = input, O = output, I/O = input/output,

P = power, — = Not Used, TTL = TTL input,

ST = Schmitt Trigger input

TABLE 3-2: PINOUT DESCRIPTION - PIC16C55s, PIC16C57s, PIC16CR57s

Name	DIP, SOIC No.	SSOP No.	I/O/P Type	Input Levels	Description
RA0	6	5	I/O	TTL	Bi-directional I/O port
RA1	7	6	I/O	TTL	
RA2	8	7	I/O	TTL	
RA3	9	8	I/O	TTL	
RB0	10	9	I/O	TTL	Bi-directional I/O port
RB1	11	10	I/O	TTL	
RB2	12	11	I/O	TTL	
RB3	13	12	I/O	TTL	
RB4	14	13	I/O	TTL	
RB5	15	15	I/O	TTL	
RB6	16	16	I/O	TTL	
RB7	17	17	I/O	TTL	
RC0	18	18	I/O	TTL	Bi-directional I/O port
RC1	19	19	I/O	TTL	
RC2	20	20	I/O	TTL	
RC3	21	21	I/O	TTL	
RC4	22	22	I/O	TTL	
RC5	23	23	I/O	TTL	
RC6	24	24	I/O	TTL	
RC7	25	25	I/O	TTL	
ТОСКІ	1	2	I	ST	Clock input to Timer0. Must be tied to Vss or VDD if not in use to reduce current consumption.
MCLR	28	28	I	ST	Master clear (reset) input. This pin is an active low reset to the device.
OSC1/CLKIN	27	27	I	ST	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	26	26	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
Vdd	2	3,4	Р	_	Positive supply for logic and I/O pins.
Vss	4	1,14	Р	_	Ground reference for logic and I/O pins.
N/C	3,5		_	—	Unused, do not connect

Legend: I = input, O = output, I/O = input/output,

P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1, and the instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.

3.2 Instruction Flow/Pipelining

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



NOTES:

4.0 MEMORY ORGANIZATION

PIC16C5X memory is organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one or two STATUS register bits. For devices with a data memory register file of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Selection Register (FSR).

4.1 Program Memory Organization

The PIC16C52 has a 9-bit Program Counter (PC) capable of addressing a 384 x 12 program memory space (Figure 4-1). The PIC16C54s, PIC16CR54s and PIC16C55s have a 9-bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 4-2). The PIC16C56s and PIC16CR56s have a 10-bit Program Counter (PC) capable of addressing a 1K x 12 program memory space (Figure 4-3). The PIC16CR57s, PIC16C58s and PIC16CR58s have an 11-bit Program Counter capable of addressing a 2K x 12 program memory space (Figure 4-4). Accessing a location above the physically implemented address will cause a wraparound.

The reset vector for the PIC16C52 is at 17Fh. A NOP at the reset vector location will cause a restart at location 000h. The reset vector for the PIC16C54s, PIC16CR54s and PIC16C55s is at 1FFh. The reset vector for the PIC16C56s and PIC16CR56s is at 3FFh. The reset vector for the PIC16C57s, PIC16CR57s, PIC16CR57s, PIC16C58s, and PIC16CR58s is at 7FFh.

FIGURE 4-1: PIC16C52 PROGRAM MEMORY MAP AND STACK




FIGURE 4-2: PIC16C54s/CR54s/C55s PROGRAM MEMORY MAP AND STACK




FIGURE 4-3: PIC16C56s/CR56s PROGRAM MEMORY MAP AND STACK





FIGURE 4-4: PIC16C57s/CR57s/C58s/ CR58s PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.

For the PIC16C52, PIC16C54s, PIC16CR54s, PIC16CR56s and PIC16CR56s, the register file is composed of 7 special function registers and 25 general purpose registers (Figure 4-5).

For the PIC16C55s, the register file is composed of 8 special function registers and 24 general purpose registers.


For the PIC16C57s and PIC16CR57s, the register file is composed of 8 special function registers, 24 general purpose registers and up to 48 additional general purpose registers that may be addressed using a banking scheme (Figure 4-6).

For the PIC16C58s and PIC16CR58s, the register file is composed of 7 special function registers, 25 general purpose registers and up to 48 additional general purpose registers that may be addressed using a banking scheme (Figure 4-7).

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the file select register FSR (Section 4.7).

FIGURE 4-5: PIC16C52, PIC16C54s, PIC16CR54s, PIC16C55s, PIC16C56s, PIC16CR56s REGISTER FILE MAP







FIGURE 4-6: PIC16C57s/CR57s REGISTER FILE MAP





4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1). The special registers can be classified into two sets. The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O cont	rol registe	ers (TRIS/	A, TRISB,	TRISC)				1111 1111	1111 1111
N/A	OPTION	Contain	s control b	oits to cor	figure Tin	ner0 and	Timer0/W	DT presc	aler	11 1111	11 1111
00h	INDF	Uses co	ntents of	FSR to a	ddress da	ta memoi	y (not a p	hysical re	egister)	xxxx xxxx	uuuu uuuu
01h	TMR0	8-bit rea	l-time clo	ck/counte	r					xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Low ord	er 8 bits c	of PC						1111 1111	1111 1111
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect	data men	nory addre	ess pointe	er				1xxx xxxx	luuu uuuu
05h	PORTA	—	_	—	—	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h ⁽²⁾	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.5

for an explanation of how to access these bits.

2: File address 07h is a general purpose register on the PIC16C52, PIC16C54s, PIC16CR54s, PIC16CR56s, PIC16CR56s, PIC16CR58s and PIC16CR58s.

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are

not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions, which do affect STATUS bits, see Section 8.0, Instruction Set Summary.

FIGURE 4-8: STATUS REGISTER (ADDRESS:03h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
PA2	PA1	PA0	TO	PD	Z	DC	С	R = Readable bit
it7	6	5	4	3	2	1	bit0	W = Writable bit
	DAG TH'S H	9	e de la classa					- n = Value at POR reset
t 7:	PA2: This b Use of the compatibili	PA2 bit as a	a general p	urpose rea	d/write bit is	not recomm	ended, since	e this may affect upward
it 6-5:	00 = Page 01 = Page 10 = Page 11 = Page Each page Using the F	0 (000h - 1 1 (200h - 3 2 (400h - 5 3 (600h - 7 is 512 wor PA1:PA0 bit	FFh) - PIC FFh) - PIC FFh) - PIC FFh) - PIC FFh) - PIC ds. s as genera	16C56s/CR 16C56s/CR 16C57s/CR 16C57s/CR al purpose	56s, PIC16C 56s, PIC16C 57s, PIC16C 57s, PIC16C 57s, PIC16C read/write bit	57s/CR57s 57s/CR57s 58s/CR58s 58s/CR58s s in devices	, PIC16C58s , PIC16C58s , which do no	
it 4:	TO : Time-or 1 = After po 0 = A WDT	ower-up, CI		uction, or s	LEEP instruc	tion		
oit 3:	PD : Power- 1 = After po 0 = By exec	ower-up or			tion			
oit 2:					tion is zero tion is not ze	ro		
pit 1:	ADDWF 1 = A carry 0 = A carry SUBWF 1 = A borro	from the 4 from the 4 w from the 4	th low orde th low orde 4th low ord	r bit of the r bit of the der bit of the	BWF instruct result occurre result did not e result did n e result occu	ed occur ot occur		
oit 0:	ADDWF		r addwf, s'	SUBWF	RF, RLF inst	,	RRF or R	
	1 = A carry 0 = A carry			1 = A boi 0 = A boi	row did not o	occur	Load bit w	vith LSb or MSb, respectively

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION

register. A RESET sets the OPTION<5:0> bits.

4.4 OPTION Register

The OPTION register is a 6-bit wide, write-only register which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

FIGURE 4-9: OPTION REGISTER

U-0 U-0 W-1 W-1 W-1 W-1 W-1 W-1 TOCS TOSE PSA PS2 PS1 PS0 W = Writable bit U = Unimplemented bit bit7 6 5 4 3 2 1 bit0 - n = Value at POR reset bit 7-6: Unimplemented. bit 5: TOCS: Timer0 clock source select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4: TOSE: Timer0 source edge select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on TOCKI pin bit 3: PSA: Prescaler assignment bit 1 = Prescaler assigned to the WDT (not implemented on PIC16C52) 0 = Prescaler assigned to Timer0 bit 2-0: PS2:PS0: Prescaler rate select bits Bit Value Timer0 Rate WDT Rate (not implemented on PIC16C52) 000 1:2 1:1 001 1:4 1:2 010 1:8 1:4 011 1:16 1:8 100 1:32 1:16 101 1:64 1:32 110 1:128 1:64 111 1:256 1:128

4.5 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0> (Figure 4-10 and Figure 4-11).

For the PIC16C56s, PIC16CR56s, PIC16C57s, PIC16CR57s, PIC16CR57s, PIC16C58s and PIC16CR58s, a page number must be supplied as well. Bit5 and bit6 of the STATUS register provide page information to bit9 and bit10 of the PC (Figure 4-11 and Figure 4-12).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-10 and Figure 4-11).

Instructions where the PCL is the destination, or Modify PCL instructions, include MOVWF PC, ADDWF PC, and BSF PC, 5.

For the PIC16C56s, PIC16CR56s, PIC16C57s, PIC16CR57s, PIC16CR57s, PIC16C58s and PIC16CR58s, a page number again must be supplied. Bit5 and bit6 of the STATUS register provide page information to bit9 and bit10 of the PC (Figure 4-11 and Figure 4-12).

Note:	Because PC<8> is cleared in the CALL						
	instruction, or any Modify PCL instruction,						
	all subroutine calls or computed jumps are						
	limited to the first 256 locations of any pro-						
	gram memory page (512 words long).						

FIGURE 4-10: LOADING OF PC BRANCH INSTRUCTIONS -PIC16C52, PIC16C54s, PIC16CR54s, PIC16C55s





FIGURE 4-11: LOADING OF PC BRANCH INSTRUCTIONS -PIC16C56s/PIC16CR56s







FIGURE 4-12: LOADING OF PC BRANCH INSTRUCTIONS -PIC16C57s/PIC16CR57s, AND PIC16C58s/PIC16CR58s



4.5.1 PAGING CONSIDERATIONS – PIC16C56s/CR56s, PIC16C57s/CR57s AND PIC16C58s/CR58s

If the Program Counter is pointing to the last address of a selected memory page, when it increments it will cause the program to continue in the next higher page. However, the page preselect bits in the STATUS register will not be updated. Therefore, the next GOTO, CALL, or Modify PCL instruction will send the program to the page specified by the page preselect bits (PA0 or PA1:PA0).

For example, a NOP at location 1FFh (page 0) increments the PC to 200h (page 1). A GOTO xxx at 200h will return the program to address 0xxh on page 0 (assuming that PA1:PA0 are clear).

To prevent this, the page preselect bits must be updated under program control.

4.5.2 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page i.e., the reset vector.

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the reset vector location will automatically cause the program to jump to page 0.

4.6 Stack

PIC16C5X devices have a 9-bit, 10-bit or 11-bit wide, two-level hardware push/pop stack (Figure 4-2, Figure 4-1, and Figure 4-3 respectively).

A CALL instruction will *push* the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will *pop* the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

For the RETLW instruction, the PC is loaded with the Top Of Stack (TOS) contents. All of the devices covered in this data sheet have a two-level stack. The stack has the same bit width as the device PC.

4.7 Indirect Data Addressing; INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- · Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06h)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	movlw movwf	0x10 FSR	;initialize pointer ; to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR,F	;inc pointer
	btfsc	FSR,4	;all done?
	goto	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue

The FSR is either a 5-bit (PIC16C52, PIC16C54s, PIC16CR54s, PIC16C55s), 6-bit (PIC16C56s, PIC16CR56s), or 7-bit (PIC16C57s, PIC16CR57s, PIC16CR58s) wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

PIC16C52, PIC16C54s, PIC16CR54s, PIC16C55s: These do not use banking. FSR<6:5> are unimplemented and read as '1's.

PIC16C57s, PIC16CR57s, PIC16C58s, PIC16CR58s: FSR<6:5> are the bank select bits and are used to select the bank to be addressed (00 = bank 0, 01 = bank 1, 10 = bank 2, 11 = bank 3).




FIGURE 4-13: DIRECT/INDIRECT ADDRESSING

VDD

N

Vss

I/O

pin⁽¹⁾

5.0 I/O PORTS

As with any other register, the I/O registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB, TRISC) are all set.

5.1 <u>PORTA</u>

PORTA is a 4-bit I/O register. Only the low order 4 bits are used (RA3:RA0). Bits 7-4 are unimplemented and read as '0's.

5.2 <u>PORTB</u>

PORTB is an 8-bit I/O register (PORTB<7:0>).

5.3 <u>PORTC</u>

PORTC is an 8-bit I/O register for PIC16C55s, PIC16C57s and PIC16CR57s.

PORTC is a general purpose register for PIC16C52, PIC16C54s, PIC16CR54s, PIC16C56s, PIC16C58s and PIC16CR58s.

5.4 TRIS Registers

The output driver control registers are loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note:	A read of the ports reads the pins, not the output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

TABLE 5-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O conti	rol registe	rs (TRIS/	A, TRISB,	TRISC)				1111 1111	1111 1111
05h	PORTA	—	—	—	_	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu

5.5

FIGURE 5-1:

D

CK

D

CK

I atch

I atch

Reset

Data Bus

WR

Port

w

Req

TRIS 'f'

I/O Interfacing

The equivalent circuit for an I/O port pin is shown in

Figure 5-1. All ports may be used for both input and

output operation. For input operations these ports are

non-latching. Any input must be present until read by

an input instruction (e.g., MOVF PORTB, W). The

outputs are latched and remain unchanged until the

output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA.

TRISB) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can

EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN

be programmed individually as input or output.

Q Data

 \overline{O}

Q TRIS

 \overline{O}

RD Port
Note 1: I/O pins have protection diodes to VDD and VSS.

Legend: Shaded boxes = unimplemented, read as '0',

- = unimplemented, read as '0', x = unknown, u = unchanged

5.6 I/O Programming Considerations

5.6.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stavs in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., $\tt BCF$, $\tt BSF$, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

			0.0.0	
;Initia	l PORT :	Sett	ings	
; PORTB	<7:4> II	nput	s	
; PORTB	<3:0> 01	utpu	ts	
;PORTB<	7:6> ha	ve e	xternal pul	l-ups and are
;not co	nnected	to	other circu	itry
;				
;			PORT latc	h PORT pins
;				
BCF	PORTB,	7	;01pp pppp	11pp pppp
BCF	PORTB,	6	;10pp pppp	11pp pppp
MOVLW	03Fh		;	
TRIS	PORTB		;10pp pppp	10pp pppp
;				

;Note that the user may have expected the pin ;values to be 00pp pppp. The 2nd BCF caused ;RB7 to be latched as the pin value (High).

5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.




FIGURE 5-2: SUCCESSIVE I/O OPERATION

6.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
 - Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
 - Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module, while Figure 6-2 shows the electrical structure of the Timer0 input.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-3 and Figure 6-4). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 6.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.







FIGURE 6-2: ELECTRICAL STRUCTURE OF TOCKI PIN








FIGURE 6-4: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2




TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
01h	TMR0	Timer0	Timer0 - 8-bit real-time clock/counter								uuuu uuuu
N/A	OPTION	—	_	TOCS	TOSE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: Shaded cells: Unimplemented bits,

- = unimplemented, x = unknown, u = unchanged,

6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for TOCKI to be high for at least 2TOSC (and a small RC delay of 20 ns) and low for at least 2TOSC (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.




FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK

6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT) (WDT postscaler not implemented on PIC16C52), respectively (Section 6.1.2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the

following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1:	CHANGING PRESCALER
	(TIMER0→WDT)

1.CLRWDT	;Clear WDT
2.CLRF TMR0	;Clear TMR0 & Prescaler
3.MOVLW '00xx1111'b	;These 3 lines (5, 6, 7)
4.OPTION	; are required only if
	; desired
5.CLRWDT	;PS<2:0> are 000 or 001
6.MOVLW '00xx1xxx'b	;Set Postscaler to
7.OPTION	; desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 6-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT MOVLW 'xxxx0xxx' ;Clear WDT and ;prescaler ;Select TMR0, new ;prescale value and ;clock source

OPTION




FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC16C5X family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- · Oscillator selection
- Reset
- Power-On Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) (not implemented on PIC16C52)
- SLEEP
- · Code protection
- ID locations (not implemented on PIC16C52)

The PIC16C5X Family has a Watchdog Timer which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. There is an 18 ms delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. With this timer on-chip, most applications need no external reset circuitry. The SLEEP mode is designed to offer a very low current power-down mode. The user can wake up from SLEEP through external reset or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

7.1 Configuration Bits

Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type and one bit is the Watchdog Timer enable bit. Nine bits are code protection bits (Figure 7-1 and Figure 7-2) for the PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16CR56, PIC16CR58, and PIC16CR58 devices.

QTP or ROM devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" diagrams in the back of this data sheet).

FIGURE 7-1: CONFIGURATION WORD FOR PIC16CR54A/C54B/CR54B/CS54C/CR54C/C55A/C56A/CR56A/C57C/ CR57B/CR57C/C58B/CR58A/CR58B

CP	CP	CP	CP	CP	CP	CP	CP	CP	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit11	10	9	8	7	6	5	4	3	2	1	bit0	Address ⁽¹⁾ :	FFFh
bit 11-3:	: CP : Code protection bits 1 = Code protection off 0 = Code protection on												
bit 2:	WDTE: Watchdog timer enable bit 1 = WDT enabled 0 = WDT disabled												
bit 1-0:	0: FOSC1:FOSC0: Oscillator selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator												
Note 1:	 Refer to the PIC16C5X Programming Specification (Literature Number DS30190) to deter- mine how to access the configuration word. 												

FIGURE 7-2: CONFIGURATION WORD FOR PIC16C52/C54/C54A/C55/C56/C57/C58A

_	—	_		—	_	—	—	CP	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit11	10	9	8	7	6	5	4	3	2	1	bit0	Address ⁽¹⁾ :	FFFh
bit 11-4:	Unim	plement	ed: Read	d as '0'									
bit 3:	 CP: Code protection bit. 1 = Code protection off 0 = Code protection on 												
bit 2:	1 = W	E: Watch DT enab DT disat		r enable	bit (not i	mpleme	ented or	n PIC16	6C52)				
bit 1-0:	FOSC1:FOSC0: Oscillator selection bits ⁽²⁾ 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator												
Note 1: 2:	mine PIC16 PIC16	how to ac 6C52 sup 6LV54A s	C16C5X ccess the ports XT upports	e configu and RC XT, RC a	ration wo oscillato Ind LP os	ord. or only. scillator o	only.	ature Nu	umber DS	530190) I	to deter-		

7.2 Oscillator Configurations

7.2.1 OSCILLATOR TYPES

PIC16C5Xs can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- HS: High Speed Crystal/Resonator
- RC: Resistor/Capacitor

Note:	Not all oscillator selections available for all
	parts. See Section 7.1.

7.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 7-3). The PIC16C5X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source drive the OSC1/CLKIN pin (Figure 7-4).

FIGURE 7-3: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)




FIGURE 7-4: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 7-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC16C5X, PIC16CR5X

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range C2
XT	455 kHz	22-100 pF	22-100 pF
	2.0 MHz	15-68 pF	15-68 pF
	4.0 MHz	15-68 pF	15-68 pF
HS	4.0 MHz	15-68 pF	15-68 pF
	8.0 MHz	10-68 pF	10-68 pF
	16.0 MHz	10-22 pF	10-22 pF

Note: These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 7-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC16C5X, PIC16CR5X

	_	1000,1101	
Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2
LP	32 kHz ⁽¹⁾	15 pF	15 pF
	100 kHz	15-30 pF	30-47 pF
	200 kHz	15-30 pF	15-82 pF
XT	100 kHz	15-30 pF	200-300 pF
	200 kHz	15-30 pF	100-200 pF
	455 kHz	15-30 pF	15-100 pF
	1 MHz	15-30 pF	15-30 pF
	2 MHz	15-30 pF	15-30 pF
	4 MHz	15-47 pF	15-47 pF
HS	4 MHz	15-30 pF	15-30 pF
	8 MHz	15-30 pF	15-30 pF
	20 MHz	15-30 pF	15-30 pF

Note 1: For VDD > 4.5V, $C1 = C2 \approx 30 \text{ pF}$ is recommended.


- 2: These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
- Note: If you change from this device to another device, please verify oscillator characteristics in your application.

7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 7-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.


FIGURE 7-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)



Note: If you change from this device to another device, please verify oscillator characteristics in your application.

This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 7-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)



Note: If you change from this device to another device, please verify oscillator characteristics in your application.

7.2.4 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 7-7 shows how the R/C combination is connected to the PIC16C5X. For Rext values below 2.2 kΩ the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 MΩ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 kΩ and 100 kΩ.


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation.

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic.

FIGURE 7-7: RC OSCILLATOR MODE



Note: If you change from this device to another device, please verify oscillator characteristics in your application.

7.3 <u>Reset</u>

PIC16C5X devices may be reset in one of the following ways:

- Power-On Reset (POR)
- MCLR reset (normal operation)
- MCLR wake-up reset (from SLEEP)
- WDT reset (normal operation)
- WDT wake-up reset (from SLEEP)

Table 7-3 shows these reset conditions for the PCL and STATUS registers.

Some registers are not affected in any reset condition. Their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-On Reset (POR), MCLR or WDT reset. A MCLR or WDT wake-up from SLEEP also results in a device reset, and not a continuation of operation before SLEEP.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits (STATUS <4:3>) are set or cleared depending on the different reset conditions (Section 7.7). These bits may be used to determine the nature of the reset.

Table 7-4 lists a full description of reset states of all registers. Figure 7-8 shows a simplified block diagram of the on-chip reset circuit.

TABLE 7-3: RESET CONDITIONS FOR SPECIAL REGISTERS

Condition	PCL Addr: 02h	STATUS Addr: 03h
Power-On Reset	1111 1111	0001 1xxx
MCLR reset (normal operation)	1111 1111	000u uuuu (1)
MCLR wake-up (from SLEEP)	1111 1111	0001 Ouuu
WDT reset (normal operation)	1111 1111	0000 uuuu (2)
WDT wake-up (from SLEEP)	1111 1111	0000 Ouuu

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: TO and PD bits retain their last value until one of the other reset conditions occur.

2: The CLRWDT instruction will set the \overline{TO} and \overline{PD} bits.

TABLE 7-4: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-On Reset	MCLR or WDT Reset
W	N/A	xxxx xxxx	uuuu uuuu
TRIS	N/A	1111 1111	1111 1111
OPTION	N/A	11 1111	11 1111
INDF	00h	xxxx xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu
PCL ⁽¹⁾	02h	1111 1111	1111 1111
STATUS ⁽¹⁾	03h	0001 1xxx	000q quuu
FSR	04h	1xxx xxxx	luuu uuuu
PORTA	05h	xxxx	uuuu
PORTB	06h	XXXX XXXX	uuuu uuuu
PORTC ⁽²⁾	07h	xxxx xxxx	uuuu uuuu
General Purpose Register Files	07-7Fh	xxxx xxxx	սսսս սսսս


Legend: u = unchanged, x = unknown, - = unimplemented, read as '0',

q = see tables in Section 7.7 for possible values.

Note 1: See Table 7-3 for reset value for specific conditions.

2: General purpose register file on PIC16C52/C54s/CR54s/C56s/CF56s/C58s/CR58s

FIGURE 7-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



7.4 Power-On Reset (POR)

The PIC16C5X family incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip reset for most power-up situations. To use this feature, the user merely ties the MCLR/VPP pin to VDD. A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 7-8.

The Power-On Reset circuit and the Device Reset Timer (Section 7.5) circuit are closely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects $\overline{\text{MCLR}}$ to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the on-chip reset signal.

A power-up example where MCLR is not tied to VDD is shown in Figure 7-10. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset TDRT msec after MCLR goes high.


In Figure 7-11, the on-chip Power-On Reset feature is being used (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 7-12 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the MCLR/VPP pin, and when the MCLR/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-9).

Note: When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be meet to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For more information on PIC16C5X POR, see *Power-Up Considerations* - AN522 in the <u>Embedded</u> <u>Control Handbook</u>.

The POR circuit does not produce an internal reset when VDD declines.

FIGURE 7-9: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



• R1 = 100Ω to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 7-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)




FIGURE 7-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 7-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



7.5 Device Reset Timer (DRT)

The Device Reset Timer (DRT) provides a fixed 18 ms nominal time-out on reset. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after the voltage on the $\overline{\text{MCLR}}$ /VPP pin has reached a logic high (VIH) level. Thus, external RC networks connected to the $\overline{\text{MCLR}}$ input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from device to device due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the PIC16C5X from SLEEP mode automatically.

7.6 <u>Watchdog Timer (WDT) (not</u> implemented on PIC16C52)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The $\overline{\text{TO}}$ bit (STATUS<4>) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 7.1). Refer to the PIC16C5X Programming Specifications (Literature Number DS30190) to determine how to access the configuration word.

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, time-out a period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.

FIGURE 7-13: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	OPTION		I	TOCS	T0SE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: Shaded boxes = Not used by Watchdog Timer,

- = unimplemented, read as '0', u = unchanged

7.7 <u>Time-Out Sequence and Power Down</u> Status Bits (TO/PD)

The \overline{TO} and \overline{PD} bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a \overline{MCLR} or Watchdog Timer (WDT) reset, or a \overline{MCLR} or WDT wake-up reset.

TABLE 7-6: TO/PD STATUS AFTER RESET

то	PD	RESET was caused by
1	1	Power-up (POR)
u	u	MCLR reset (normal operation) ⁽¹⁾
1	0	MCLR wake-up reset (from SLEEP)
0	1	WDT reset (normal operation)
0	0	WDT wake-up reset (from SLEEP)

Legend: u = unchanged

Note 1: The TO and PD bits maintain their status (u) until a reset occurs. A low-pulse on the MCLR input does not change the TO and PD status bits.

These STATUS bits are only affected by events listed in Table 7-7.

TABLE 7-7: EVENTS AFFECTING TO/PD STATUS BITS

Event	TO	PD	Remarks
Power-up	1	1	
WDT Time-out	0	u	No effect on PD
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

Legend: u = unchanged

Note: A WDT time-out will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit.

Table 7-3 lists the reset conditions for the special function registers, while Table 7-4 lists the reset conditions for all the registers.

7.8 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC16C5X devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 7-14 and Figure 7-15.

FIGURE 7-14: BROWN-OUT PROTECTION CIRCUIT 1





FIGURE 7-15: BROWN-OUT PROTECTION CIRCUIT 2



7.9 Power-Down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

7.9.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (STATUS<4>) is set, the \overline{PD} bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the $\overline{\text{MCLR}/\text{VPP}}$ pin low.

For lowest current consumption while powered down, the TOCKI input should be at VDD or Vss and the $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level.

7.9.2 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. An external reset input on MCLR/VPP pin.
- 2. A Watchdog Timer time-out reset (if WDT was enabled).

Both of these events cause a device reset. The \overline{TO} and \overline{PD} bits can be used to determine the cause of device reset. The \overline{TO} bit is cleared if a WDT time-out occurred (and caused wake-up). The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked.

The WDT is cleared when the device wakes from sleep, regardless of the wake-up source.

7.10 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

7.11 ID Locations (not implemented on PIC16C52)

Four memory locations are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '1's.

Note: Microchip will assign a unique pattern number for QTP and SQTP requests and for ROM devices. This pattern number will be unique and traceable to the submitted code.

8.0 INSTRUCTION SET SUMMARY

Each PIC16C5X instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16C5X instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 8-2: INSTRUCTION SET SUMMARY

Mnemor	nic			12-	Bit Opc	ode	Status	
Operands		Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f	1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	-	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	-	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIENT	FED FIL	E REGISTER OPERATIONS						
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	
LITERAL A	ND COM	ITROL OPERATIONS						
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	k	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	-	Go into standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. (See individual device data sheets, Memory Section/Indirect Data Addressing, INDF and FSR Registers)

2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 5 or 6 causes the contents of the W register to be written to the tristate latches of PORTA or B respectively. A '1' forces the pin to a hi-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

ADDWF	Add W and f				
Syntax:	[label] ADDWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$				
Operation:	(W) + (f) \rightarrow (dest)				
Status Affected:	C, DC, Z				
Encoding:	0001 11df ffff				
Description:	Add the contents of the W register and register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	ADDWF FSR, 0				
Before Instru W = FSR =	0x17				
After Instruct W = FSR =	ion 0xD9 0xC2				

ANDWF	AND W with f				
Syntax:	[label] ANDWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$				
Operation:	(W) .AND. (f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	0001 01df ffff				
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	ANDWF FSR, 1				
	0x17 0xC2 ion 0x17				

ANDLW	And lite	ral with V	v				
Syntax:	[label]	[label] ANDLW k					
Operands:	$0 \le k \le 2$	$0 \le k \le 255$					
Operation:	(W).AND	$(k) \rightarrow (V)$	V)				
Status Affected:	Z						
Encoding:	1110	kkkk	kkkk				
Description:	AND'ed w	nts of the ith the eig laced in th	nt-bit litera	l 'k'. The			
Words:	1						
Cycles:	1						
Example:	ANDLW	0x5F					
Before Instru W =	uction 0xA3						
After Instruc W =	tion 0x03						

BCF	Bit Clear	f				
Syntax:	[label] BCF f,b					
Operands:	Operands: $0 \le f \le 31$ $0 \le b \le 7$					
Operation:	$0 \rightarrow (f < b)$	>)				
Status Affected:	None					
Encoding:	0100	bbbf	ffff]		
Description:	Bit 'b' in register 'f' is cleared.					
Words:	1					
Cycles:	1					
Example:	BCF FLAG_REG, 7					
Before Instruction FLAG_REG = 0xC7						
After Instruction FLAG_REG = 0x47						

BSF	Bit Set f					
Syntax:	[label] BSF f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow (f < b)$	>)				
Status Affected:	None					
Encoding:	0101	bbbf	ffff			
Description:	Bit 'b' in register 'f' is set.					
Words:	1					
Cycles:	1					
Example:	BSF	FLAG_REG	G, 7			
Before Instruction FLAG_REG = 0x0A After Instruction						
$FLAG_REG = 0x8A$						

BTFSC		Bit Test f, Skip if Clear						
Syntax:		[label]	BTFSC	f,b				
Operand	ls:		$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$					
Operatio	on:	skip if (f	skip if (f) = 0					
Status A	ffected:	None						
Encodin	g:	0110	bbbf	ffff				
Descript	ion:		n register '	f' is 0 then the next				
		fetched of execution	luring the c is discard instead, m	e next instruction current instruction ed, and an NOP is haking this a 2 cycle				
Words:		1						
Cycles:		1(2)						
Example	2:	HERE FALSE TRUE	BTFSC GOTO •	FLAG,1 PROCESS_CODE				
Bef	ore Instru	iction						
	PC	=	address	(HERE)				
After Instruction if FLAG<1> PC if FLAG<1> PC		1> = =	0, address (1, address(,				

BTFSS	Bit Test f, Skip if Set					
Syntax:	[label] BTFSS f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$					
Operation:	skip if (f) = 1					
Status Affected:	None					
Encoding:	0111 bbbf fff					
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and an NOP is executed instead, making this a 2 cycle instruction.					
Words:	1					
Cycles:	1(2)					
Example:	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •					
Before Instru PC	uction = address (HERE)					
After Instruc If FLAG< PC if FLAG< PC	<pre>1> = 0, = address (FALSE);</pre>					

CALL	Subroutine Call		
Syntax:	[<i>label</i>] CALL k		
Operands:	$0 \le k \le 255$		
Operation:	$\begin{array}{l} (PC) + 1 \rightarrow \text{Top of Stack;} \\ k \rightarrow PC < 7:0>; \\ (STATUS < 6:5>) \rightarrow PC < 10:9>; \\ 0 \rightarrow PC < 8> \end{array}$		
Status Affected:	None		
Encoding:	1001 kkkk kkkk		
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STA- TUS<6:5>, PC<8> is cleared. CALL is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example:	HERE CALL THERE		
Before Instru PC =	address (HERE)		
	tion address (THERE) address (HERE + 1)		

CLRF	Clear f			
Syntax:	[label]	[label] CLRF f		
Operands:	$0 \le f \le 3^{2}$	$0 \le f \le 31$		
Operation:	$00h \rightarrow (f 1 \rightarrow Z$	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$		
Status Affected:	Z			
Encoding:	0000	011f	ffff	
Description:	The conte and the Z	•	ster 'f' are cleared	
Words:	1			
Cycles:	1			
Example:	CLRF	FLAG_REC	3	
Before Instruction FLAG_REG = 0x5A				
After Instruc FLAG_R Z		0x00 1		

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$
Status Affected:	Ζ
Encoding:	0000 0100 0000
Description:	The W register is cleared. Zero bit (Z) is set.
Words:	1
Cycles:	1
Example:	CLRW
Before Instru	iction
W =	0x5A
After Instruct W =	
W = Z =	0x00 1
CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO}; \\ 1 \rightarrow \overline{PD} \end{array}$
Operation: Status Affected:	$0 \rightarrow WDT$ prescaler (if assigned); 1 $\rightarrow \overline{TO}$;
	$\begin{array}{l} 0 \rightarrow WDT \mbox{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO;} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	$\begin{array}{l} 0 \rightarrow WDT \mbox{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO;} \\ 1 \rightarrow \overline{PD} \\ \hline \overline{TO, PD} \\ \hline 0000 0000 0100 \\ \hline \mbox{ The } \mbox{ clrWDT instruction resets the } \\ WDT. \mbox{ It also resets the prescaler, if the } \\ \mbox{ prescaler is assigned to the WDT and } \end{array}$
Status Affected:	$\begin{array}{l} 0 \rightarrow WDT \mbox{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO;} \\ 1 \rightarrow \overline{PD} \\ \hline \overline{TO, PD} \\ \hline 0000 0000 0100 \\ \hline \mbox{The } \mbox{ cLRWDT instruction resets the } \\ WDT. \mbox{ It also resets the prescaler, if the } \\ \mbox{ prescaler is assigned to the WDT and } \\ \mbox{ not Timer0. Status bits } \overline{TO} \mbox{ and } \overline{PD} \mbox{ are } \end{array}$
Status Affected: Encoding: Description:	$\begin{array}{l} 0 \rightarrow WDT \mbox{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO;} \\ 1 \rightarrow \overline{PD} \\ \hline \overline{TO, PD} \\ \hline \hline 0000 & 0000 & 0100 \\ \hline \hline The \mbox{ clrWDT instruction resets the } \\ WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits \overline{TO} and \overline{PD} are set.$
Status Affected: Encoding: Description: Words:	$\begin{array}{l} 0 \rightarrow WDT \ prescaler \ (if \ assigned); \\ 1 \rightarrow \overline{TO}; \\ 1 \rightarrow \overline{PD} \\ \hline \overline{TO}, \ \overline{PD} \\ \hline \hline 0000 0000 0100 \\ \hline The \ CLRWDT \ instruction \ resets \ the \\ WDT. \ It \ also \ resets \ the \ prescaler, \ if \ the \\ prescaler \ is \ assigned \ to \ the \ WDT \ and \\ not \ Timer0. \ Status \ bits \ \overline{TO} \ and \ \overline{PD} \ are \\ set. \\ \end{array}$
Status Affected: Encoding: Description: Words: Cycles:	$\begin{array}{l} 0 \rightarrow WDT \ prescaler \ (if \ assigned); \\ 1 \rightarrow \overline{TO}; \\ 1 \rightarrow \overline{PD} \\ \hline \overline{TO}, \ \overline{PD} \\ \hline \hline 0000 0000 0100 \\ \hline The \ CLRWDT \ instruction \ resets the \\ WDT. It also \ resets the \ prescaler, \ if \ the \\ prescaler \ is \ assigned \ to \ the \ WDT \ and \\ not \ Timer0. \ Status \ bits \ \overline{TO} \ and \ \overline{PD} \ are \\ set. \\ 1 \\ 1 \\ CLRWDT \\ Introduction \end{array}$

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (dest)$
Status Affected:	Z
Encoding:	0010 01df ffff
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	COMF REG1,0
Before Instru REG1	uction = 0x13
After Instruc REG1 W	tion = 0x13 = 0xEC

DECF	Decreme	ent f		
Syntax:	[label]	DECF f,	d	
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$			
Operation:	(f) – 1 \rightarrow	(dest)		
Status Affected:	Z			
Encoding:	0000	11df	ffff	
Description:	Decremen result is st 1 the result	ored in the	W registe	r. If 'd' is
Words:	1			
Cycles:	1			
Example:	DECF	CNT,	1	
Before Instru CNT Z After Instruct CNT Z	= 0x01 = 0			

DECFSZ	Decrement f, Skip if 0
	, 1
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 31$ d \equiv [0,1]
Operation:	(f) $-1 \rightarrow d$; skip if result = 0
Status Affected:	None
Encoding:	0010 11df ffff
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead mak- ing it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE DECFSZ CNT, 1
	GOTO LOOP CONTINUE • •
Before Instru PC	uction = address (HERE)
After Instruct CNT if CNT PC if CNT PC	tion = CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1)

GOTO	Unconditional Branch			
Syntax:	[label]	GOTO	k	
Operands:	$0 \le k \le 51$	11		
Operation:	$k \rightarrow PC < 8:0>;$ STATUS < 6:5> $\rightarrow PC < 10:9>$			
Status Affected:	None			
Encoding:	101k	kkkk	kkkk	
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example:	GOTO THE	ERE		
After Instruc PC =		(THERE)		

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	0010 10df ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	INCF CNT, 1
Before Instru CNT Z	ction = 0xFF = 0
After Instruct CNT Z	ion = 0x00 = 1

INCFSZ	Increment f, Skip if 0		
Syntax:	[label] INCFSZ f,d		
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in \ [0,1] \end{array}$		
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0		
Status Affected:	None		
Encoding:	0011 11df ffff		
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruc- tion, which is already fetched, is dis- carded and an NOP is executed instead making it a two cycle instruc- tion.		
Words:	1		
Cycles:	1(2)		
Example:	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •		
Before Instruction PC = address (HERE)			
After Instruc CNT if CNT PC if CNT PC	<pre>tion = CNT + 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE +1)</pre>		

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. (k) \rightarrow (W)
Status Affected:	Z
Encoding:	1101 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	IORLW 0x35
After Instruc W = Z =	tion 0xBF 0
W =	0xBF
W = Z =	0xBF 0
W = Z =	0xBF 0 Inclusive OR W with f
W = Z = IORWF Syntax:	$\begin{array}{l} 0xBF\\ 0\end{array}$ Inclusive OR W with f $[label] IORWF f,d\\ 0 \leq f \leq 31 \end{array}$
W = Z = IORWF Syntax: Operands:	$\begin{array}{l} 0 \text{xBF} \\ 0 \end{array}$ $\begin{array}{l} \textbf{Inclusive OR W with f} \\ \hline [\textit{label}] IORWF f,d \\ 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$
W = Z = IORWF Syntax: Operands: Operation:	$\begin{array}{l} \text{OxBF} \\ \text{O} \end{array}$ $\begin{array}{l} \textbf{Inclusive OR W with f} \\ \hline \\ [\textit{label}] \text{IORWF} f,d \\ 0 \leq f \leq 31 \\ d \in [0,1] \\ (W).OR. \ (f) \rightarrow (dest) \end{array}$
W = Z = IORWF Syntax: Operands: Operation: Status Affected:	$\begin{array}{l} \text{OxBF} \\ \text{O} \end{array}$ $\begin{array}{l} \textbf{Inclusive OR W with f} \\ \hline \\ [\textit{label}] \text{IORWF} f,d \\ 0 \leq f \leq 31 \\ d \in [0,1] \\ \hline \\ (W).OR. (f) \rightarrow (dest) \\ Z \end{array}$
W = Z = IORWF Syntax: Operands: Operation: Status Affected: Encoding:	$\begin{array}{l} 0 \text{xBF} \\ 0 \end{array} \\ \hline \\ \hline \\ \textbf{Inclusive OR W with f} \\ \hline \\ \hline \\ [\textit{label}] IORWF f,d \\ 0 \leq f \leq 31 \\ d \in [0,1] \\ (W).OR. (f) \rightarrow (dest) \\ \hline \\ $
W = Z = IORWF Syntax: Operands: Operation: Status Affected: Encoding: Description:	$\begin{array}{l} \text{OxBF} \\ \text{O} \end{array}$ $\begin{array}{l} \textbf{Inclusive OR W with f} \end{array}$ $\begin{bmatrix} \textit{label} \end{bmatrix} \text{ IORWF} f,d \\ 0 \leq f \leq 31 \\ d \in [0,1] \\ (W).OR. (f) \rightarrow (dest) \\ \hline Z \\ \hline \hline 0001 00df ffff \\ \hline \\ \textbf{Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. \\ \end{array}$
W = Z = IORWF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	$\begin{array}{l} \text{OxBF} \\ \text{O} \end{array}$ $\begin{array}{l} \textbf{Inclusive OR W with f} \end{array}$ $\begin{array}{l} [\textit{label}] \text{IORWF} f,d \\ 0 \leq f \leq 31 \\ d \in [0,1] \\ (W).OR. (f) \rightarrow (dest) \end{array}$ $\begin{array}{l} Z \\ \hline \hline 0001 00df ffff \\ \hline \textbf{Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 \end{array}$

After Instruction				
=	0x13			
=	0x93			
=	0			
	=			

PIC16C5X

MOVF	Move f			
Syntax:	[label]	MOVF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$			
Operation:	(f) \rightarrow (de	st)		
Status Affected:	Z			
Encoding:	0010	00df	ffff	
Description:	The conte destination the W regi is file regis a file regis affected.	n 'd'. If 'd' is ster. If 'd' is ster 'f'. 'd' is	s 0, destina s 1, the des s 1 is usefu	ation is stination Il to test
Words:	1			
Cycles:	1			
Example:	MOVF	FSR,	0	
After Instruc				
W =	value in F	SR registe	r	

MOVWF	Move W	to f		
Syntax:	[label]	MOVWF	f	
Operands:	$0 \le f \le 3^{-1}$	1		
Operation:	$(W) \to (f$)		
Status Affected:	None			
Encoding:	0000	001f	ffff	
Description:	Move data ter 'f'.	a from the V	W register	to regis-
Words:	1			
Cycles:	1			
Example:	MOVWF	TEMP_REC	3	
Before Instru TEMP_R W		0xFF 0x4F		
After Instruct TEMP_R W		0x4F 0x4F		

MOVLW	Move Literal to W							
Syntax:	[label] MOVLW k							
Operands:	$0 \le k \le 2$	55						
Operation:	$k \to (W)$							
Status Affected:	None							
Encoding:	1100	kkkk	kkkk					
Description:	0	bit literal 'k r. The don'						
Words:	1							
Cycles:	1							
Example:	MOVLW	0x5A						
After Instruc W =	tion 0x5A							

NOP	No Oper	ation	
Syntax:	[label]	NOP	
Operands:	None		
Operation:	No opera	ation	
Status Affected:	None		
Encoding:	0000	0000	0000
Description:	No opera	ition.	
Words:	1		
Cycles:	1		
Example:	NOP		

OPTION	Load OPTION Register					
Syntax:	[label]	OPTION	1			
Operands:	None					
Operation:	$(W)\toO$	PTION				
Status Affected:	None					
Encoding:	0000	0000	0010			
Description:	The content of the W register is loaded into the OPTION register.					
Words:	1					
Cycles:	1					
Example	OPTION					
Before Instru	uction					
W	= 0x07					
After Instruct OPTION						

RETLW	Return with	Liter	al in W					
Syntax:	[label] RE	TLW	k					
Operands:	$0 \le k \le 255$							
Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$							
Status Affected:	None							
Encoding:	1000 kk	kk	kkkk					
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.							
Words:	1							
Cycles:	2							
Example:	CALL TABLE •	;tab ;val	le offset ue. ow has table					
TABLE	ADDWF PC RETLW k1 RETLW k2	;Beg ;	offset in table d of table					
Before Instru W =								
After Instruct W =	tion value of k8							

RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	See description below
Status Affected:	С
Encoding:	0011 01df ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	RLF REG1,0
Before Instru	
REG1	= 1110 0110
C After Instruc	= 0
REG1	= 1110 0110
W	= 1100 1100
С	= 1
RRF	Rotate Right f through Carry
13131	
Syntax: Operands:	
Syntax:	[label] RRF f,d
Syntax:	[<i>label</i>] RRF f,d $0 \le f \le 31$
Syntax: Operands:	$ \begin{bmatrix} label \end{bmatrix} RRF f,d 0 \le f \le 31 d \in [0,1] $
Syntax: Operands: Operation:	$ \begin{bmatrix} label \end{bmatrix} RRF f,d \\ 0 \le f \le 31 \\ d \in [0,1] \\ See description below \\ C \\ \hline 0011 00df ffff \\ \hline $
Syntax: Operands: Operation: Status Affected:	$ \begin{array}{c c} [\mbox{ label }] & \mbox{RRF } \mbox{ f,d} \\ 0 \leq f \leq 31 \\ d \in [0,1] \\ \hline \mbox{See description below} \\ \hline \mbox{C} \\ \hline \hline \mbox{ 0011 } & \mbox{ 00df } \mbox{ ffff} \\ \hline \hline \mbox{The contents of register 'f' are rotated} \\ \mbox{one bit to the right through the Carry} \\ \hline \mbox{Flag. If 'd' is 0 the result is placed in thm} \end{array} $
Syntax: Operands: Operation: Status Affected: Encoding:	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
Syntax: Operands: Operation: Status Affected: Encoding: Description:	$ \begin{bmatrix} label \end{bmatrix} RRF f,d \\ 0 \le f \le 31 \\ d \in [0,1] \\ See description below \\ C \\ \hline 0011 & 00df & ffff \\ The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. \\ \hline C & register 'f' \\ \hline \end{array} $
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	$\begin{bmatrix} abel] & RRF & f,d \\ 0 \le f \le 31 \\ d \in [0,1] \\ \\ \hline \\ See description below \\ C \\ \hline \\ C \\ \hline \\ \hline$
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1, 0 Juction
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 RRF REGI, 0 uction = 1110 0110
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1 C	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. C register 'f' 1 1 RRF REGI, 0 uction = 1110 0110 = 0
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in th W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 RRF REGL, 0 uction = 1110 0110 = 0
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instruc REG1 C After Instruc	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REGI, 0 uction = 1110 0110 = 0 tion

SLEEP	Enter SLEEP Mode	SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SLEEP	Syntax:	[<i>label</i>] SUBWF f,d
Operands: Operation:	None $00h \rightarrow WDT;$	Operands:	0 ≤ f ≤ 31 d ∈ [0,1]
Operation.	$0 \rightarrow WDT$ prescaler;	Operation:	$(f) - (W) \rightarrow (dest)$
	$1 \rightarrow \overline{\text{TO}};$	Status Affected:	C, DC, Z
o	$0 \rightarrow \overline{PD}$	Encoding:	0000 10df ffff
Status Affected: Encoding: Description:	ů – – – – – – – – – – – – – – – – – – –		Subtract (2's complement method) the W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
	The WDT and its prescaler are	Words:	1
	cleared. The processor is put into SLEEP mode	Cycles:	1
	with the oscillator stopped. See sec-	Example 1:	SUBWF REG1, 1
Words: Cycles:	tion on SLEEP for more details. 1 1	Before Instr REG1 W C	uction = 3 = 2 = 2
Example:	SLEEP	After Instruc REG1 W C	ction = 1 = 2 = 1 ; result is positive
		Example 2:	
		Before Instr REG1 W C	uction = 2 = 2 = ?
		After Instruc REG1 W C	ction = 0 = 2 = 1 ; result is zero
		Example 3:	
		Before Instr REG1 W C	uction = 1 = 2 = ?
		After Instruc REG1 W C	ction = FF = 2 = 0 ; result is negative

SWAPF	Swap Nibbles in f					
Syntax:	[label] SWAPF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$					
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$					
Status Affected:	None					
Encoding:	0011 10df ffff					
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.					
Words:	1					
Cycles:	1					
Example	SWAPF REG1, 0					
Before Instru REG1	iction = 0xA5					
After Instruc REG1 W	ion = 0xA5 = 0X5A					

TRIS	Load TRIS Register						
Syntax:	[label] TRIS f						
Operands:	f = 5, 6 or 7						
Operation:	(W) \rightarrow TRIS register f						
Status Affected:	None						
Encoding:	0000 0000 0fff						
Description:	TRIS register 'f' (f = 5, 6, or 7) is loaded with the contents of the W register						
Words:	1						
Cycles:	1						
Example	TRIS PORTA						
Before Instru	uction						
W	= 0XA5						
After Instruc TRISA	tion = 0XA5						

XORLW Syntax:	Exclusive OR literal with W [label] XORLW k					
Operands:	0 ≤ k ≤ 255					
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Encoding:	1111 kkkk kkkk					
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.					
Words:	1					
Cycles:	1					
Example:	XORLW 0xAF					
Before Instru W =	uction 0xB5					
After Instruc W =	tion 0x1A					
XORWF	Exclusive OR W with f					
XORWF Syntax:	Exclusive OR W with f [label] XORWF f,d					
Syntax:	[<i>label</i>] XORWF f,d 0 ≤ f ≤ 31					
Syntax: Operands:	$ \begin{bmatrix} label \end{bmatrix} \text{ XORWF } f,d \\ 0 \le f \le 31 \\ d \in [0,1] $					
Syntax: Operands: Operation:	[<i>label</i>] XORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest)					
Syntax: Operands: Operation: Status Affected:	[<i>label</i>] XORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) Z					
Syntax: Operands: Operation: Status Affected: Encoding:	[<i>label</i>] XORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) Z 0001 10df ffff Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1					
Syntax: Operands: Operation: Status Affected: Encoding: Description:	[<i>label</i>] XORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) Z 0001 10df ffff Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[<i>label</i>] XORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) Z 0001 10df ffff Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] XORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) Z 0001 10df ffff Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 XORWF REG, 1					

NOTES:

9.0 DEVELOPMENT SUPPORT

9.1 Development Tools

The PICmicro[™] microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER[®]/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC[™] Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB[™] SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzy*TECH[®]–MP)

9.2 PICMASTER: High Performance Universal In-Circuit Emulator with MPLAB IDE

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC14C000, PIC12CXXX, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB[™] Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

9.3 ICEPIC: Low-Cost PICmicro™ In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

9.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16C5XX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

9.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

9.6 <u>PICDEM-1 Low-Cost PICmicro</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

9.7 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

9.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

9.9 <u>MPLAB™ Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

9.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers. MPASM allows full symbolic debugging from PICMASTER, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

9.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

9.12 <u>C Compiler (MPLAB-C17)</u>

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

9.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

9.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PICmicro device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

9.15 <u>SEEVAL[®] Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

9.16 <u>KEELOQ[®] Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

^{© 1998} Microchip Technology Inc.

	PIC12C5XX	PIC14000	PIC16C5X	PIC16CXXX	PIC16C6X	PIC16C7XX	PIC16C8X	PIC16C9XX	PIC17C4X	PIC17C7XX	24CXX 25CXX 93CXX	HCSXXX
EMULATOR PROD	UCTS			1								
PICMASTER [®] / PICMASTER-CE In-Circuit Emulator	~	✓	~	~	~	~	✓	~	✓	(PIC17C75X only) ✓		
MPLAB™-ICE										✓		
ICEPIC [™] Low-Cost In-Circuit Emulator	✓		~	~	~	~	✓	✓				
SOFTWARE PROD	UCTS											
MPLAB™ Integrated Development Environment	~	✓	~	~	~	~	~	~	~	×		
MPLAB™ C17 Compiler									✓	~		
<i>fuzzy</i> TECH [®] -MP Explorer/Edition Fuzzy Logic Dev. Tool	~	✓	~	~	~	~	~	~	~			
MP-DriveWay™ Applications Code Generator			~	~	~	~	✓	~	✓			
Total Endurance™ Software Model											~	
PROGRAMMERS												
PICSTART [®] Plus Low-Cost Universal Dev. Kit	~	✓	~	~	~	~	~	~	✓	✓		
PRO MATE [®] II Universal Programmer	✓	✓	~	~	~	~	~	✓	~	~	~	~
KEELOQ [®] Programmer												✓
DEMO BOARDS						1				1		
SEEVAL [®] Designers Kit											✓	
PICDEM-1			✓	✓			✓		✓			
PICDEM-2					✓	✓						
PICDEM-3								✓				
KEELOQ [®] Evaluation Kit												 ✓

DS30453B-page 58

Preliminary

PIC16C5X

TABLE 9-1:

DEVELOPMENT TOOLS FROM MICROCHIP

10.0 ELECTRICAL CHARACTERISTICS - PIC16C52

Absolute Maximum Ratings†

nbient Temperature under bias	–55°C to +125°C
orage Temperature	
or age remperation respect to Vss	
blage on MCLR with respect to Vss	
Juage on MOLR with respect to VSS	
oltage on all other pins with respect to Vss	–0.6 V to (VDD + 0.6 V)
tal Power Dissipation ⁽¹⁾	800 mW
ax. Current out of Vss pin	150 mA
ax. Current into VDD pin	50 mA
ax. Current into an input pin (T0CKI only)	±500 μA
put Clamp Current, Iк (VI < 0 or VI > VDD)	
utput Clamp Current, loк (Vo < 0 or Vo > VDD)	±20 mA
ax. Output Current sunk by any I/O pin	10 mA
ax. Output Current sourced by any I/O pin	10 mA
ax. Output Current sourced by a single I/O port (PORTA or B)	10 mA
ax. Output Current sunk by a single I/O port (PORTA or B)	10 mA
Note 1: Power Dissipation is calculated as follows: Pdis = VDD x {IDD $-\Sigma$ IOH} + Σ	$\Sigma \{(VDD - VOH) \times IOH\} + \Sigma(VOL \times IOL)$

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

10.1 DC Characteristics: PIC16C52-04 (Commercial) PIC16C52-04I (Industrial)

DC Characteristics Power Supply Pins			ard Opera ting Tempe	•	0°C ≤	(unless otherwise specified) $TA \le +70^{\circ}C$ (commercial) $TA \le +85^{\circ}C$ (industrial)
Characteristic	Sym	Min	Тур ⁽¹⁾	Max	Units	Conditions
Supply Voltage	Vdd	3.0		6.25	V	Fosc = DC to 4 MHz
RAM Data Retention Voltage ⁽²⁾	Vdr	_	1.5*	-	V	Device in SLEEP Mode
Supply Current ^(3,4)	IDD	_	1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5 V
Power Down Current ⁽⁵⁾ Commercial Industrial	IPD	_	0.6 0.6	9 12	μΑ μΑ	VDD = 3.0 V VDD = 3.0 V

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to V_{ss} , TOCKI = VDD, MCLR = VDD.

- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: For RC option, does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

10.2 DC Characteristics: PIC16C52-04 (Commercial) PIC16C52-04I (Industrial)

DC Characteristics All Pins Except Power Supply Pins		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)}\\ \mbox{Operating Temperature} & 0^\circ C \leq T A \leq +70^\circ C \ (commercial) \\ -40^\circ C \leq T A \leq +85^\circ C \ (industrial) \\ \mbox{Operating Voltage VDD range is described in Section 10.1.} \end{array}$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Input Low Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIL	Vss Vss Vss Vss Vss	 	0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V V	Pin at hi-impedance RC ⁽⁴⁾ option only XT option		
Input High Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	Vih	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V V	For all VDD ⁽⁵⁾ 4.0 V < VDD \leq 5.5 V ⁽⁵⁾ VDD > 5.5 V RC ⁽⁴⁾ option only XT option		
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	_	_	V			
Input Leakage Current ^(2,3) I/O ports MCLR T0CKI OSC1	IIL.	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ μΑ	$\label{eq:states} \begin{split} & \textbf{For VDD} \leq \textbf{5.5 V} \\ & \forall SS \leq \forall PIN \leq \forall DD, \\ & Pin at hi-impedance \\ & \forall PIN = \forall SS + 0.25 \forall \\ & \forall PIN = \forall DD \\ & \forall VSS \leq \forall PIN \leq \forall DD \\ & \forall VSS \leq \forall PIN \leq \forall DD, \\ & \forall XT option \end{split}$		
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	V V	IOL = 2.0 mA, VDD = 4.5 V IOL = 1.6 mA, VDD = 4.5 V, RC option		
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	Vdd - 0.7 Vdd - 0.7			V V	IOH = -2.0 mA, VDD = 4.5 V IOH = -1.0 mA, VDD = 4.5 V, RC option		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
- 3: Negative current is defined as coming out of the pin.
- 4: For RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C52 be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.


10.3 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS				
т				
F	Frequency	Т	Time	
Lowerc	ase subscripts (pp) and their meanings	8		
рр				
2	to	mc	MCLR	
ck	CLKOUT	OSC	oscillator	
су	cycle time	OS	OSC1	
drt	device reset timer	tO	TOCKI	
io	I/O port			
Upperc	case letters and their meanings:			
S				
F	Fall	P	Period	
н	High	R	Rise	
	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	

FIGURE 10-1: LOAD CONDITIONS - PIC16C52



10.4 Timing Diagrams and Specifications

FIGURE 10-2: EXTERNAL CLOCK TIMING - PIC16C52




TABLE 10-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C52

AC Chara	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)Operating Voltage VDD range is described in Section 10.1.								
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
	Fosc	External CLKIN Frequency ⁽²⁾	DC	_	4	MHz	XT osc mode			
		Oscillator Frequency ⁽²⁾	DC	_	4	MHz	RC osc mode			
			0.1	_	4	MHz	XT osc mode			
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	RC osc mode			
			250	-	-	ns	XT osc mode			
		Oscillator Period ⁽²⁾	250	_	_	ns	RC osc mode			
			250	_	10,000	ns	XT osc mode			
2	Тсү	Instruction Cycle Time ⁽³⁾	-	4/Fosc	_	_				
3	TosL, TosH	Clock in (OSC1) Low or High Time	85*	_	_	ns	XT oscillator			
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_	_	25*	ns	XT oscillator			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TcY) equals four times the input oscillator time base period.

FIGURE 10-3: CLKOUT AND I/O TIMING - PIC16C52




TABLE 10-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C52

AC Charac	cteristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns	
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns	
12	TckR	CLKOUT rise time ⁽²⁾	_	5	15**	ns	
13	TckF	CLKOUT fall time ⁽²⁾	—	5	15**	ns	
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	—	_	40**	ns	
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	_	_	ns	
16	TckH2iol	Port in hold after CLKOUT ⁽²⁾	0*	_	_	ns	
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid ⁽³⁾	—	_	100*	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-	-	ns	
19	TioV2osH	Port input valid to OSC1 [↑] (I/O in setup time)	TBD	-	_	ns	
20	TioR	Port output rise time ⁽³⁾	—	10	25**	ns	
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns	

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 10-1 for loading conditions.




FIGURE 10-4: RESET AND DEVICE RESET TIMER TIMING - PIC16C52

TABLE 10-3: RESET AND DEVICE RESET TIMER - PIC16C52

AC Charact	$ \begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100*	_		ns	VDD = 5 V
32	TDRT	Device Reset Timer Period	9*	18*	30*	ms	VDD = 5 V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	100*	ns	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 10-5: TIMER0 CLOCK TIMINGS - PIC16C52




TABLE 10-4: TIMER0 CLOCK REQUIREMENTS - PIC16C52

AC	AC Characteristics Standard Operatin Operating Tempera Operating Voltage			Ξ TA ≤ + ≦ TA ≤ +	70°C -85°C	(comme (industr	ercial) ial)
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width - No Prescaler	0.5 TCY + 20*	—	-	ns	
		- With Prescaler	10*	—	—	ns	
41	Tt0L	T0CKI Low Pulse Width - No Prescaler	0.5 TCY + 20*	—	—	ns	
		- With Prescaler	10*	—	—	ns	
42	Tt0P	T0CKI Period	20 or <u>Tcy + 40</u> * N	_		ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

11.0 ELECTRICAL CHARACTERISTICS - PIC16C54/55/56/57

Absolute Maximum Ratings†

•	
Ambient Temperature under bias55°C to +125°C	°C
Storage Temperature65°C to +150°	°C
Voltage on VDD with respect to Vss	5V
Voltage on MCLR with respect to Vss ⁽²⁾	4V
Voltage on all other pins with respect to Vss0.6V to (VDD + 0.6	V)
Total Power Dissipation ⁽¹⁾ 800 m	W
Max. Current out of Vss pin	лA
Max. Current into VDD pin	лA
Max. Current into an input pin (T0CKI only)±500 μ	ιA
Input Clamp Current, Iк (Vi < 0 or Vi > VDD)±20 m	hА
Output Clamp Current, IOK (VO < 0 or VO > VDD)±20 m	hА
Max. Output Current sunk by any I/O pin25 m	nΑ
Max. Output Current sourced by any I/O pin20 m	nΑ
Max. Output Current sourced by a single I/O port (PORTA, B or C)40 m	лA
Max. Output Current sunk by a single I/O port (PORTA, B or C)50 m	лA
Note 1: Power Dissipation is calculated as follows: Pdis = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-$ VOH) x IOH} + Σ (VOL x IOH)	L)
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thu	JS,

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50 to 100 Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 11-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS (RC, XT & 10) AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16C5X-RC	PIC16C5X-XT	PIC16C5X-10
RC	VDD: 3.0 V to 6.25 V IDD: 3.3 mA max. at 5. V IPD: 9 μA max. at 3.0 V, WDT dis Freq: 4 MHz max.	N/A	N/A
ХТ	VDD: 3.0V to 6.25V IDD: 1.8 mA typ. at 5.5V IPD: 0.6 μA typ. at 3.0V WDT dis Freq: 4 MHz max.	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 4 MHz max.	N/A
нѕ	N/A	N/A	VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 10 MHz max.
LP	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{llllllllllllllllllllllllllllllllllll$

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

TABLE 11-2: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS (HS, LP & JW) AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16C5X-HS	PIC16C5X-LP	PIC16C5X/JW
RC	N/A	N/A	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 4 MHz max.
хт	N/A	N/A	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 µA max. at 3.0V, WDT dis Freq: 4 MHz max.
нѕ	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 20 MHz max.	N/A	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 9 µA max. at 3.0V, WDT dis Freq: 20 MHz max.
LP	$\begin{array}{llllllllllllllllllllllllllllllllllll$	VDD: 2.5V to 6.25V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V, WDT dis Freq: 40 kHz max.	VDD: 2.5V to 6.25V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V, WDT dis Freq: 40 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

11.1 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial)

DC Characteristics Power Supply Pins			ard Opera ting Tempe			(unless otherwise specified) ≤ +70°C
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Supply Voltage	Vdd		_			
PIC16C5X-RC		3.0	_	6.25	V	Fosc = DC to 4 MHz
PIC16C5X-XT		3.0	_	6.25	V	Fosc = DC to 4 MHz
PIC16C5X-10		4.5	_	5.5	V	Fosc = DC to 10 MHz
PIC16C5X-HS		4.5	_	5.5	V	Fosc = DC to 20 MHz
PIC16C5X-LP		2.5	—	6.25	V	Fosc = DC to 40 kHz
RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*	_	V	Device in SLEEP Mode
VDD Start Voltage to ensure Power-On Reset	VPOR		Vss	_	V	See Section 7.4 for details on Power-On Reset
VDD Rise Rate to ensure Power-On Reset	SVDD	0.05*	—	_	V/ms	See Section 7.4 for details on Power-On Reset
Supply Current ⁽³⁾	IDD	_				
PIC16C5X-RC ⁽⁴⁾		_	1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-XT		—	1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-10		—	4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V
PIC16C5X-HS		_	4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V
		_	9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V
PIC16C5X-LP		_	15	32	μA	Fosc = 32 kHz, VDD = 3.0V,
						WDT disabled
Power Down Current ⁽⁵⁾	IPD					
		_	4.0	12	μA	VDD = 3.0V, WDT enabled
		-	0.6	9	μΑ	VDD = 3.0V, WDT disabled

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

11.2 DC Characteristics: PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

DC Characteristics Power Supply Pins			ard Opera ting Tempe			(unless otherwise specified) A ≤ +85°C
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Supply Voltage	Vdd					
PIC16C5X-RCI		3.0	—	6.25	V	Fosc = DC to 4 MHz
PIC16C5X-XTI		3.0	—	6.25	V	Fosc = DC to 4 MHz
PIC16C5X-10I		4.5	—	5.5	V	Fosc = DC to 10 MHz
PIC16C5X-HSI		4.5	—	5.5	V	Fosc = DC to 20 MHz
PIC16C5X-LPI		2.5	—	6.25	V	Fosc = DC to 40 kHz
RAM Data Retention Voltage ⁽²⁾	Vdr	_	1.5*	_	V	Device in SLEEP mode
VDD Start Voltage to ensure Power-On Reset	VPOR	_	Vss	_	V	See Section 7.4 for details on Power-On Reset
VDD Rise Rate to ensure Power-On Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-On Reset
Supply Current ⁽³⁾	IDD					
PIC16C5X-RCI ⁽⁴⁾		_	1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-XTI		_	1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16C5X-10I		_	4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V
PIC16C5X-HSI		—	4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V
		_	9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V
PIC16C5X-LPI		—	15	40	μA	Fosc = 32 kHz, VDD = 3.0V,
						WDT disabled
Power Down Current ⁽⁵⁾	IPD					
		—	4.0	14	μA	VDD = 3.0V, WDT enabled
		-	0.6	12	μA	VDD = 3.0V, WDT disabled

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

11.3 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Characteristic	Sym	Min	Тур ⁽¹⁾	Мах	Units	Conditions		
Supply Voltage	Vdd							
PIC16C5X-RCE		3.25	_	6.0	V	Fosc = DC to 4 MHz		
PIC16C5X-XTE		3.25	_	6.0	V	Fosc = DC to 4 MHz		
PIC16C5X-10E		4.5	—	5.5	V	Fosc = DC to 10 MHz		
PIC16C5X-HSE		4.5	—	5.5	V	Fosc = DC to 16 MHz		
PIC16C5X-LPE		2.5	—	6.0	V	Fosc = DC to 40 kHz		
RAM Data Retention Voltage ⁽²⁾	Vdr	-	1.5*	_	V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-On Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-On Reset		
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	—	_	V/ms	See Section 7.4 for details on Power-On Reset		
Supply Current ⁽³⁾	IDD							
PIC16C5X-RCE ⁽⁴⁾		_	1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V		
PIC16C5X-XTE		_	1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V		
PIC16C5X-10E		_	4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
PIC16C5X-HSE		—	4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
		—	9.0	20	mA	Fosc = 16 MHz, VDD = 5.5V		
PIC16C5X-LPE		-	19	55	μA	Fosc = 32 kHz, VDD = 3.25V,		
						WDT disabled		
Power Down Current ⁽⁵⁾	IPD							
		_	5.0	22	μA	VDD = 3.25V, WDT enabled		
		—	0.8	18	μΑ	VDD = 3.25V, WDT disabled		

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

11.4 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial) PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

DC Characteristics All Pins Except Power Supply Pins		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions					
Input Low Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIL	Vss Vss Vss Vss Vss	 	0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V V	Pin at hi-impedance PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP					
Input High Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	Viн	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD VDD	V V V V V V	For all V_{DD} ⁽⁵⁾ 4.0V < $V_{DD} \le 5.5V$ ⁽⁵⁾ $V_{DD} > 5.5V$ PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP					
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	—	_	V						
Input Leakage Current ^(2,3) I/O ports MCLR T0CKI OSC1	ΙL	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ	$\label{eq:states} \begin{array}{l} \mbox{For VDD} \leq \mbox{5.5V} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VDD}, \\ \mbox{Pin at hi-impedance} \\ \mbox{VPIN} = \mbox{Vss} + 0.25 \mbox{V} \\ \mbox{VPIN} = \mbox{VDD} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VDD} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VDD} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VDD}, \\ \mbox{PIC16C5X-XT, 10, HS, LP} \end{array}$					
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC					
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	Vdd - 0.7 Vdd - 0.7	_		V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC					

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
- 3: Negative current is defined as coming out of the pin.
- 4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.

11.5 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Extended)

DC Characteristics All Pins Except Power Supply Pins		Operating Te	emperature	e –40°C≤	≦ TA ≤ +12	herwise specified) 25°C Section 11.1, Section 11.2 and
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIL	Vss Vss Vss Vss Vss	 	0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V V	Pin at hi-impedance PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	Viн	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD	 	VDD VDD VDD VDD VDD VDD VDD	V V V V V V	For all VDD ⁽⁵⁾ $4.0V < VDD \le 5.5V^{(5)}$ VDD > 5.5 V PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	-	—	V	
Input Leakage Current ^(2,3) I/O ports MCLR T0CKI OSC1	ΙL	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ	For VDD \leq 5.5 V VSS \leq VPIN \leq VDD, Pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, PIC16C5X-XT, 10, HS, LP
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	v v	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	Vdd - 0.7 Vdd - 0.7	_	_	V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

- 4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.


11.6 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

1. 19902	.pp0			
2. TppS				
Т				
F	Frequency	Т	Time	
Lower	case subscripts (pp) and their meanings:			
рр				
2	to	mc	MCLR	
ck	CLKOUT	osc	oscillator	
су	cycle time	os	OSC1	
drt	device reset timer	tO	TOCKI	
io	I/O port	wdt	watchdog timer	
Upper	case letters and their meanings:			
S				
F	Fall	P	Period	
н	High	R	Rise	
1	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	

FIGURE 11-1: LOAD CONDITIONS - PIC16C54/55/56/57



11.7 **Timing Diagrams and Specifications**

FIGURE 11-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57




TABLE 11-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Charac	teristics	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 11.1, Section 11.2 and Section 11.3} \end{array} $					
Parameter No. Sym		Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions
	Fosc	External CLKIN Frequency ⁽²⁾	DC	_	4	MHz	XT osc mode
			DC	_	10	MHz	10 MHz mode
			DC	_	20	MHz	HS osc mode (Com/Indust)
			DC	_	16	MHz	HS osc mode (Extended)
			DC	_	40	kHz	LP osc mode
		Oscillator Frequency ⁽²⁾	DC	_	4	MHz	RC osc mode
			0.1	_	4	MHz	XT osc mode
			4	_	10	MHz	10 MHz mode
			4	_	20	MHz	HS osc mode (Com/Indust)
			4	_	16	MHz	HS osc mode (Extended)
			DC	_	40	kHz	LP osc mode

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

TABLE 11-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57 (CON'T)

AC Characteristics Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 11.1, Section 11.2 and Section 11.1							
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode
			100	_	_	ns	10 MHz mode
			50	_	_	ns	HS osc mode (Com/Indust)
			62.5	_	_	ns	HS osc mode (Extended)
			25	_	_	μs	LP osc mode
		Oscillator Period ⁽²⁾	250	_	—	ns	RC osc mode
			250	—	10,000	ns	XT osc mode
			100	—	250	ns	10 MHz mode
			50	—	250	ns	HS osc mode (Com/Indust)
			62.5	—	250	ns	HS osc mode (Extended)
			25	—	—	μs	LP osc mode
2	Тсү	Instruction Cycle Time ⁽³⁾	—	4/Fosc		—	
3	TosL, TosH	Clock in (OSC1) Low or High Time	85*	_	-	ns	XT oscillator
			20*	—	_	ns	HS oscillator
			2*	—	_	μs	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_	_	25*	ns	XT oscillator
			_	—	25*	ns	HS oscillator
			_	_	50*	ns	LP oscillator

* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

FIGURE 11-3: CLKOUT AND I/O TIMING - PIC16C54/55/56/57



AC Chara	cteristics	$ \begin{array}{llllllllllllllllllllllllllllllllllll$				
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns
12	TckR	CLKOUT rise time ⁽²⁾	_	5	15**	ns
13	TckF	CLKOUT fall time ⁽²⁾	_	5	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	_	_	40**	ns
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	-	_	ns
16	TckH2iol	Port in hold after CLKOUT ⁽²⁾	0*	_	_	ns
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾	_	-	100*	ns
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-	_	ns
19	TioV2osH	Port input valid to OSC1 [↑] (I/O in setup time)	TBD	-	-	ns
20	TioR	Port output rise time ⁽³⁾	-	10	25**	ns
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 11-1 for loading conditions.




FIGURE 11-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C54/55/56/57

TABLE 11-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54/55/56/57

AC Characteristics Standard Operating Conditions (Operating Temperature 0°C ≤ −40°C ≤ −40°C ≤ Operating Voltage VDD range is dest 0°C ≤				70°C (co 35°C (in 125°C (e	ommerci dustrial) extende	al)) d)	11.2 and Section 11.3
Parameter No.	Sym	Characteristic Min Typ ⁽¹⁾ Max Units Conditions					Conditions
30	TmcL	MCLR Pulse Width (low)	100*	—	_	ns	VDD = 5.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5.0V (Commercial)
32	TDRT	Device Reset Timer Period	9*	18*	30*	ms	VDD = 5.0V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	100*	ns	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 11-5: TIMER0 CLOCK TIMINGS - PIC16C54/55/56/57




TABLE 11-6: TIMER0 CLOCK REQUIREMENTS - PIC16C54/55/56/57

AC	Chara	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended)Operating Voltage VDD range is described in Section 11.1, Section 11.2Section 11.3					ercial) ial) ded)
Parameter No.	Sym	Characteristic		Min	Typ ⁽¹⁾	Мах	Units	Conditions
40	Tt0H	T0CKI High Pulse V	Vidth - No Prescaler	0.5 TCY + 20*	—	_	ns	
			- With Prescaler	10*	—		ns	
41	Tt0L	T0CKI Low Pulse W	/idth - No Prescaler	0.5 TCY + 20*	—	-	ns	
			- With Prescaler	10*	—	_	ns	
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	_	-	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

12.0 DC AND AC CHARACTERISTICS - PIC16C54/55/56/57

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.




FIGURE 12-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

TABLE 12-1:	RC OSCILLATOR	FREQUENCIES
-------------	---------------	-------------

Cext	Rext	Average Fosc @ 5 V, 25°C		
20 pF	3.3 k	4.973 MHz	± 27%	
	5 k	3.82 MHz	± 21%	
	10 k	2.22 MHz	± 21%	
	100 k	262.15 kHz	± 31%	
100 pF	3.3 k	1.63 MHz	± 13%	
	5 k	1.19 MHz	± 13%	
	10 k	684.64 kHz	± 18%	
	100 k	71.56 kHz	± 25%	
300 pF	3.3 k	660 kHz	± 10%	
	5.0 k	484.1 kHz	± 14%	
	10 k	267.63 kHz	± 15%	
	160 k	29.44 kHz	± 19%	

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5 V.

FREQUENCY vs. VDD,

CEXT = 100 PF




FIGURE 12-2: TYPICAL RC OSCILLATOR FIGURE 12-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD,




FIGURE 12-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF




FIGURE 12-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED




FIGURE 12-6: MAXIMUM IPD vs. VDD, WATCHDOG DISABLED




FIGURE 12-7: TYPICAL IPD vs. VDD, WATCHDOG ENABLED






FIGURE 12-8: MAXIMUM IPD vs. VDD, WATCHDOG ENABLED














FIGURE 12-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. VDD










FIGURE 12-13: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK, -40°C TO +85°C)

FIGURE 12-14: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK –55°C TO +125°C)







FIGURE 12-15: WDT TIMER TIME-OUT PERIOD vs. VDD










FIGURE 12-17: TRANSCONDUCTANCE (gm) OF LP OSCILLATOR vs. VDD

FIGURE 12-18: IOH vs. VOH, VDD = 3 V




FIGURE 12-19: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




FIGURE 12-20: IOH vs. VOH, VDD = 5 V




FIGURE 12-21: IOL vs. VOL, VDD = 3 V




TABLE 12-2:INPUT CAPACITANCE FOR
PIC16C54/56

Pin	Typical Capacitance (pF)				
F III	18L PDIP	18L SOIC			
RA port	5.0	4.3			
RB port	5.0	4.3			
MCLR	17.0	17.0			
OSC1	4.0	3.5			
OSC2/CLKOUT	4.3	3.5			
ТОСКІ	3.2	2.8			

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

FIGURE 12-22: IOL vs. VOL, VDD = 5 V




TABLE 12-3: INPUT CAPACITANCE FOR PIC16C55/57

	Typical Capacitance (pF)				
Pin	28L PDIP (600 mil)	28L SOIC			
RA port	5.2	4.8			
RB port	5.6	4.7			
RC port	5.0	4.1			
MCLR	17.0	17.0			
OSC1	6.6	3.5			
OSC2/CLKOUT	4.6	3.5			
TOCKI	4.5	3.5			

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

13.0 ELECTRICAL CHARACTERISTICS - PIC16CR54A

Absolute Maximum Ratings†

Ambient Temperature under bias	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss ⁽²⁾	0 to +14V
Voltage on all other pins with respect to Vss	0.6V to (VDD + 0.6V)
Total Power Dissipation ⁽¹⁾	800 mW
Max. Current out of Vss pin	
Max. Current into Vod pin	50 mA
Max. Current into an input pin (T0CKI only)	±500 μA
Input Clamp Current, Iк (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, IOK (V0 < 0 or V0 > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sourced by a single I/O port (PORTA or B)	40 mA
Max. Output Current sunk by a single I/O port (PORTA or B)	50 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VD	D-VOH) X IOH} + Σ (VOL X IOL)
Note 2: Valtage environt below Veg at the \overline{MCLD} give inducing surroute greater than 90 r	m A may aguna latah un Thua

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA may cause latch-up. Thus, a series resistor of 50 to 100Ω should be used when applying a low level to the MCLR pin rather than pulling this pin directly to Vss.

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 13-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16CR54A-04	PIC16CR54A-10	PIC16CR54A-20	PIC16LCR54A-04
RC	VDD: 2.5 V to 6.25 V IDD: 3.6 mA max at 6.0 V IPD: 6.0 μA max at 2.5 V, WDT dis Freq: 4 MHz max	N/A	N/A	N/A
ХТ	VDD: 2.5 V to 6.25 V IDD: 3.6 mA max at 6.0 V IPD: 6.0 μA max at 2.5 V, WDT dis Freq: 4.0 MHz max	N/A	N/A	N/A
HS	N/A	VDD: 4.5 V to 5.5 V IDD: 10 mA max at 5.5 V IPD: 6.0 μA max at 2.5 V, WDT dis Freq: 10 MHz max	VDD: 4.5 V to 5.5 V IDD: 10 mA max at 5.5 V IPD: 6.0 μA max at 2.5 V, WDT dis Freq: 20 MHz max	N/A
LP	N/A	N/A	N/A	VDD: 2.0 V to 6.25 V IDD: 20 μA max at 32 kHz, 2.0 V IPD: 6.0 μA max at 2.5 V, WDT dis Freq: 200 kHz max

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

13.1 DC Characteristics: PIC16CR54A-04, 10, 20 (Commercial) PIC16CR54A-04I, 10I, 20I (Industrial)

DC Characteristics Power Supply Pins	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \end{array}$							
Characteristic	Sym	Min Typ ⁽¹⁾		Max	Units	Conditions		
Supply Voltage RC and XT options HS option	Vdd	2.5 4.5		6.25 5.5	V V			
RAM Data Retention Voltage ⁽²⁾	Vdr	_	1.5*	_	V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-on Reset	VPOR	—	Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	—	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ RC ⁽⁴⁾ and XT options	IDD		2.0 0.8 90	3.6 1.8 350	mA mA μA	Fosc = 4.0 MHz, VDD = 6.0V Fosc = 4.0 MHz, VDD = 3.0V Fosc = 200 kHz, VDD = 2.5V		
HS option			4.8 9.0	10 20	mA mA	Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V		
Power-Down Current ⁽⁵⁾ Commercial	IPD		1.0 2.0 3.0 5.0	6.0 8.0* 15 25	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled		
Power-Down Current ⁽⁵⁾ Industrial	IPD		1.0 2.0 3.0 3.0 5.0	8.0 10* 20* 18 45	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 4.0V, WDT enabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

13.2 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage RC, XT and LP options HS options	Vdd	3.25 4.5		6.0 5.5	V V		
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	_	V	Device in SLEEP mode	
VDD Start Voltage to ensure Power-on Reset	VPOR	—	Vss	_	V	See Section 7.4 for details on Power-on Reset	
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾ RC ⁽⁴⁾ and XT options HS option	IDD		1.8 4.8 9.0	3.3 10 20	mA mA mA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 16 MHz, VDD = 5.5V	
Power-Down Current ⁽⁵⁾	IPD	_	5.0 0.8	22 18	μΑ μΑ	VDD = 3.25V, WDT enabled VDD = 3.25V, WDT disabled	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

13.3 DC Characteristics: PIC16LCR54A-04 (Commercial) PIC16LCR54A-04I (Industrial)

DC Characteristics Power Supply Pins	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \end{array}$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage	Vdd	2.0	—	6.25	V	LP Option	
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	—	V	Device in SLEEP mode	
VDD Start Voltage to ensure Power-on Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-on Reset	
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾	Idd	-	10	20 70	μA μA	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 6.0V	
Power-Down Current ⁽⁵⁾ Commercial	IPD		1.0 2.0 3.0 5.0	6.0 8.0* 15 25	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled	
Power-Down Current ⁽⁵⁾ Industrial	IPD		1.0 2.0 3.0 3.0 5.0	8.0 10* 20* 18 45	μΑ μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 4.0V, WDT enabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled	

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

13.4 DC Characteristics: PIC16CR54A-04, 10, 20, PIC16LCR54A-04 (Commercial) PIC16CR54A-04I, 10I, 20I, PIC16LCR54A-04I (Industrial)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)								
		Operating Vo	oltage Vi	DD range is de	scribed i	n Section 13.1 and Section 13.3.				
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions				
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIL	Vss Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD	V V V V	Pin at hi-impedance RC option only ⁽⁴⁾ XT, HS and LP options				
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIH	2.0 0.6 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD		VDD VDD VDD VDD VDD VDD	V V V V V V	VDD = 3.0V to 5.5V ⁽⁵⁾ Full VDD range ⁽⁵⁾ RC option only ⁽⁴⁾ XT, HS and LP options				
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	_	_	V					
Input Leakage Current ⁽³⁾ I/O ports	Ιι∟	-1.0		+1.0	μΑ	For VDD \leq 5.5V VSS \leq VPIN \leq VDD, Pin at hi-impedance				
MCLR T0CKI OSC1		-5.0 -3.0 -3.0	0.5 0.5 0.5	+5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ	$VPIN = VSS + 0.25V(2)$ $VPIN = VDD(2)$ $VSS \le VPIN \le VDD$ $VSS \le VPIN \le VDD,$ $XT, HS and LP options$				
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.5 0.5	V V	IOL = 10 mA, VDD = 6.0V IOL = 1.9 mA, VDD = 6.0V, RC option only				
Output High Voltage ⁽³⁾ I/O ports OSC2/CLKOUT	Vон	Vdd0.5 Vdd0.5	_		V V	IOH = -4.0 mA, VDD = 6.0 V IOH = -0.8 mA, VDD = 6.0 V, RC option only				

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

5: The user may use the better of the two specifications.

13.5 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)

DC Characteristics All Pins Except Power Supply Pins		Operating Te	emperatu	ire -	-40°C ≤ 1	otherwise specified) FA ≤ +125°C n Section 13.2.
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt Trigger)	VIL	Vss Vss	_	0.15 Vdd 0.15 Vdd	V V	Pin at hi-impedance
TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1		Vss Vss Vss		0.15 VDD 0.15 VDD 0.3 VDD		RC option only ⁽⁴⁾ XT, HS and LP options
Input High Voltage I/O ports	Vih	0.45 VDD 2.0 0.36 VDD		Vdd Vdd Vdd	V V V	For all V _{DD} (5) 4.0V < VDD ≤ 5.5V ⁽⁵⁾ VDD > 5.5V
MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1		0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		Vdd Vdd Vdd Vdd	V V V V	RC option only ⁽⁴⁾ XT, HS and LP options
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	-		V	
Input Leakage Current ⁽³⁾ I/O ports	lı∟	-1.0	0.5	+1.0	μΑ	For VDD \leq 5.5V VSS \leq VPIN \leq VDD, Pin at hi-impedance
MCLR T0CKI OSC1		-5.0 -3.0 -3.0	0.5 0.5 0.5	+5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ	$VPIN = VSS + 0.25V^{(2)}$ $VPIN = VDD^{(2)}$ $VSS \le VPIN \le VDD$ $VSS \le VPIN \le VDD,$ $VT = VDD,$ $VT = VDD,$
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	V V	XT, HS and LP options IOL = 8.7 mA, VDD = 4.5 V IOL = 1.6 mA, VDD = 4.5 V, RC option only
Output High Voltage ⁽³⁾ I/O ports OSC2/CLKOUT	Vон	Vdd0.7 Vdd0.7	_		V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC option only

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

5: The user may use the better of the two specifications.


13.6 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

т			
F	Frequency	Т	Time
Lowerc	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	тоскі
io	I/O port	wdt	watchdog timer
Upperc	ase letters and their meanings:	_	
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 13-1: LOAD CONDITIONS



13.7 Timing Diagrams and Specifications

FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC16CR54A




TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A

AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.} \end{array}$							
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	Fosc	External CLKIN Frequency ⁽²⁾	DC	_	4.0	MHz	XT osc mode		
			DC	_	4.0	MHz	HS osc mode (04)		
			DC	—	10	MHz	HS osc mode (10)		
			DC	—	20	MHz	HS osc mode (20)		
			DC	—	200	kHz	LP osc mode		
		Oscillator Frequency ⁽²⁾	DC	Ι	4.0	MHz	RC osc mode		
			0.1	—	4.0	MHz	XT osc mode		
			4.0	—	4.0	MHz	HS osc mode (04)		
			4.0	—	10	MHz	HS osc mode (10)		
			4.0	—	20	MHz	HS osc mode (20)		
			5.0	—	200	kHz	LP osc mode		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A (CON'T)

AC Chara	cteristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.} \end{array}$								
Parameter No.	Sym	Characteristic Min Typ ⁽¹⁾ Max Units Conditions								
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode			
			250	_	_	ns	HS osc mode (04)			
			100	_	_	ns	HS osc mode (10)			
			50	_	_	ns	HS osc mode (20)			
			5.0	_	_	μs	LP osc mode			
		Oscillator Period ⁽²⁾	250	_	—	ns	RC osc mode			
			250	—	10,000	ns	XT osc mode			
			250	—	250	ns	HS osc mode (04)			
			100	—	250	ns	HS osc mode (10)			
			50	—	250	ns	HS osc mode (20)			
			5.0	—	200	μs	LP osc mode			
2	Тсү	Instruction Cycle Time ⁽³⁾	—	4/Fosc	—	-				
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	—	—	ns	XT oscillator			
			20*	—		ns	HS oscillator			
			2.0*	—	_	μs	LP oscillator			
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	_	25*	ns	XT oscillator			
			-	—	25*	ns	HS oscillator			
			-	—	50*	ns	LP oscillator			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 13-3: CLKOUT AND I/O TIMING - PIC16CR54A




TABLE 13-3	CLKOUT AND I/O TIMING REQUIREMENTS - PIC16CR54A

AC Chara	cteristics	-40°C ≤ TA ≤	+70°C (comme +85°C (industri +125°C (extend	rcial) al) ded)		3.2 and
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns
12	TckR	CLKOUT rise time ⁽²⁾	_	5.0	15**	ns
13	TckF	CLKOUT fall time ⁽²⁾	_	5.0	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	_	_	40**	ns
15	TioV2ckH	Port in valid before CLKOUT↑ ⁽²⁾	0.25 TCY+30*	_	_	ns
16	TckH2iol	Port in hold after CLKOUT ⁽²⁾	0*	-	_	ns
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾	_	_	100*	ns
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-	_	ns
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	-	_	ns
20	TioR	Port output rise time ⁽³⁾	-	10	25**	ns
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 13-1 for loading conditions.




FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR54A

TABLE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR54A

$ \begin{array}{ c c c c c } \mbox{AC Characteristics} & \mbox{Standard Operating Conditions (unless otherwise specified)} \\ & \mbox{Operating Temperature} & 0^\circ C \le TA \le +70^\circ C \ (commercial) \\ & -40^\circ C \le TA \le +85^\circ C \ (industrial) \\ & -40^\circ C \le TA \le +125^\circ C \ (extended) \\ & Operating Voltage VDD range is described in Section 13.1, Section 13.2 at a section 13.1, Section 13.2, Se$						13.2 and Section 13.3.		
Parameter No.	Sym	Characteristic Min Typ ⁽¹⁾ Max Units Conditions						
30	TmcL	MCLR Pulse Width (low)	1.0*	—	_	μs	VDD = 5.0V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7.0*	18*	40*	ms	VDD = 5.0V (Commercial)	
32	Tdrt	Device Reset Timer Period	7.0*	18*	30*	ms	VDD = 5.0V (Commercial)	
34	Tioz	I/O Hi-impedance from MCLR Low		_	1.0*	μs		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC16CR54A




TABLE 13-5: TIMER0 CLOCK REQUIREMENTS - PIC16CR54A

AC	–40°C ≤ –40°C ≤	≦ TA ≤ + ≦ TA ≤ + ≦ TA ≤ +	70°C -85°C -125°C	(comme (industi C (exten	ercial) rial)			
Parameter No.	Sym	Characteristic		Min	Тур ⁽¹⁾	Мах	Units	Conditions
40	Tt0H	T0CKI High Pulse Wic	th - No Prescaler	0.5 TCY + 20*	_	—	ns	
			- With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse Wid	th - No Prescaler	0.5 TCY + 20*	_	_	ns	
			- With Prescaler	10*	—	—	ns	
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N		_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

14.0 ELECTRICAL CHARACTERISTICS - PIC16C54A

Absolute Maximum Ratings[†]

Ambient temperature under bias	–55°C to +125°C
Storage temperature	
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	–0.6V to (VDD + 0.6V)
Total power dissipation ⁽¹⁾	800 mW
Max. current out of Vss pin	150 mA
Max. current into Vod pin	
Max. current into an input pin (T0CKI only)	
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > Voo)	±20 mA
Max. output current sunk by any I/O pin	
Max. output current sourced by any I/O pin	20 mA
Max. output current sourced by a single I/O port (PORTA or B)	50 mA
Max. output current sunk by a single I/O port (PORTA or B)	50 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD-	Voh) x Ioh} + Σ (Vol x Iol)

[†] NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 14-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16C54A-04	PIC16C54A-10	PIC16C54A-20	PIC16LC54A-04
RC	VDD: 3.0V to 6.25V IDD: 2.4 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4 MHz max.	VDD: 3.0V to 6.25V IDD: 1.7 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 1.7 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 0.5 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.
хт	VDD: 3.0V to 6.25V IDD 2.4 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4 MHz max.	VDD: 3.0V to 6.25V IDD: 1.7 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 1.7 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 0.5 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.
нѕ	N/A	VDD: 4.5V to 5.5V IDD: 8.0 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 10 MHz max.	VDD: 4.5V to 5.5V IDD: 16 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 20 MHz max.	Do not use in HS mode
LP	VDD: 3.0V to 6.25V IDD: 14 μA typ. at 32kHz, 3.0V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 200 kHz max.	Do not use in LP mode	Do not use in LP mode	VDD: 2.5V to 6.25V IDD: 27 μA max. at 32kHz, 2.5V WDT dis IPD: 4.0 μA max. at 2.5V WDT dis Freq: Freq: 200 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

OSC	PIC16C54A/JW	PIC16LV54A-02
RC	VDD: 3.0V to 6.25V IDD: 2.4 mA max. at 5.5V	VDD: 2.0V to 3.8V IDD: 0.5 mA typ. at 3.0V
	IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4.0 MHz max.	IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 2.0 MHz max.
хт	VDD: 3.0V to 6.25V IDD 2.4 mA max. at 5.5V	VDD: 2.0V to 3.8V IDD: 0.5 mA typ. at 3.0V
	IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4.0 MHz max.	IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 2.0 MHz max.
нѕ	VDD: 4.5V to 5.5V IDD: 8 mA max. at 5.5V	Do not use in
	IPD: 4.0 μA max. at 3.0V WDT dis Freq: 10 MHz max.	HS mode
LP	VDD: 2.5V to 6.25V IDD: 27 μA max. at 32kHz, 2.5V WDT dis	VDD: 2.0V to 3.8V IDD: 27 μA max. at 32kHz, 2.5V WDT dis
	IPD: 4.0 μA max. at 2.5V WDT dis Freq: 200 kHz max.	IPD: 4.0 μA max. at 2.5V WDT dis Freq: 200 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

14.1 DC Characteristics: PIC16C54A-04, 10, 20 (Commercial) PIC16C54A-04I, 10I, 20I (Industrial)

DC Characteristics Power Supply Pins		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage XT, RC and LP options HS option	Vdd	3.0 4.5		6.25 5.5	V V			
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	—	V	Device in SLEEP mode		
VDD start voltage to ensure Power-On Reset	VPOR	_	Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	_	—	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options HS option LP option, Commercial LP option, Industrial	IDD		1.8 2.4 4.5 14 17	2.4 8.0 16 29 37	mA mA mA μA μA	Fosc = 4.0 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 20 MHz, VDD = $5.5V$ Fosc = 32 kHz, VDD = $3.0V$, WDT disabled Fosc = 32 kHz, VDD = $3.0V$, WDT disabled		
Power Down Current ⁽⁵⁾ Commercial	IPD	_	4.0 0.25	12 4.0	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled		
Industrial			5.0 0.3	14 5.0	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled		

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

14.2 DC Characteristics: PIC16C54A-04E, 10E, 20E (Extended)

DC Characteristics Power Supply Pins			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)					
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage XT and RC options HS option	Vdd	3.5 4.5	_	5.5 5.5	V V			
RAM Data Retention Voltage ⁽²⁾	Vdr	-	1.5*	—	V	Device in SLEEP mode		
VDD start voltage to ensure Power-On Reset	VPOR	-	Vss	—	V	See Section 7.4 for details on Power-on Reset		
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options HS option	IDD		1.8 4.8 9.0	3.3 10 20	mA mA mA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V		
Power Down Current ⁽⁵⁾ XT and RC options	IPD	_	5.0 0.8	22 18	μA μA	VDD = 3.5V, WDT enabled VDD = 3.5V, WDT disabled		
HS option			4.0 0.25	22 18	μΑ μΑ μΑ	VDD = 3.5V, WDT enabled VDD = 3.5V, WDT enabled VDD = 3.5V, WDT disabled		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to V_{ss} , TOCKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

14.3 DC Characteristics: PIC16LC54A-04 (Commercial) PIC16LC54A-04I (Industrial) PIC16LC54A-04E (Extended)

DC Characteristics Power Supply Pins			ard Ope ting Tem	-	re _4	tions (unless otherwise specified) $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $40^{\circ}C \le TA \le +125^{\circ}C$ (extended)
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Supply Voltage XT, RC and LP options	Vdd	2.5	_	6.25	V	
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	—	V	Device in SLEEP mode
VDD start voltage to ensure Power-On Reset	VPOR	_	Vss	_	V	See Section 7.4 for details on Power-on Reset
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	—	—	V/ms	See Section 7.4 for details on Power-on Reset
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options LP option, Commercial LP option, Industrial LP option, Extended	IDD		0.5 11 11 11	25 27 35 37	mA μA μA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 32 kHz, VDD = 2.5V WDT disabled Fosc = 32 kHz, VDD = 2.5V WDT disabled Fosc = 32 kHz, VDD = 2.5V WDT disabled
Power Down Current ⁽⁵⁾ Commercial Industrial Extended	IPD	 	2.5 0.25 2.5 0.25 2.5 0.25	12 4.0 14 5.0 15 7.0	μΑ μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

14.4 DC Characteristics: PIC16LV54A-02 (Commercial) PIC16LV54A-02 (Industrial)

DC Characteristics Power Supply Pins			ard Ope ing Tem	-	re	tions (unless otherwise specified) $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $20^{\circ}C \le TA \le +85^{\circ}C$ (industrial)
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Supply Voltage XT, RC and LP options	Vdd	2.0	_	3.8	v	
RAM Data Retention Voltage ⁽²⁾	Vdr	-	1.5*	—	V	Device in SLEEP mode
VDD start voltage to ensure Power-On Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-on Reset
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options LP option, Commercial LP option, Industrial	IDD		0.5 11 14	 27 35	μA	Fosc = 2.0 MHz, VDD = 3.0V Fosc = 32 kHz, VDD = 2.5V, WDT disabled Fosc = 32 kHz, VDD = 2.5V, WDT disabled
Power Down Current ⁽⁵⁾⁽⁶⁾	IPD					
Commercial Industrial			2.5 0.25 3.5 0.3	12 4.0 14 5.0	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT enabled

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 6: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection, if the SLEEP mode is entered or during initial power-up.

14.5 DC Characteristics: PIC16C54A-04, 10, 20, PIC16LC54A-04, PIC16LV54A-02 (Commercial) PIC16C54A-04I, 10I, 20I, PIC16LC54A-04I, PIC16LV54A-02I (Industrial) PIC16C54A-04I, 10E, 20E (Extended)

DC Characteristics All Pins Except Power Supply Pins		Operating Te Operating Ve Section 14.3	emperature oltage VDD	$0^{\circ}C \le T_{a}$ -40°C $\le T$ -20°C $\le T$ -40°C $\le T$ range is de	$A \le +70^{\circ}$ $A \le +85^{\circ}$ $A \le +85^{\circ}$ $A \le +12^{\circ}$ escribed	therwise specified) °C (commercial) °C (industrial) °C (industrial - PIC16LV54A-02I) 5°C (extended) 4 in Section 14.1, Section 14.2 and
Characteristic	Sym	Min	Тур ⁽¹⁾	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIL	Vss Vss Vss Vss Vss Vss	 	0.2 VDD 0.8VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V V	Pin at hi-impedance $4.0V < V_{DD} \le 5.5V^{(5)}$ RC option only ⁽⁴⁾ XT, HS and LP options
Input High Voltage I/O ports	Vih	0.2 VDD+1V 2.0		Vdd Vdd	V V	For all $V_{DD}^{(5)}$ 4.0V < VDD $\leq 5.5V^{(5)}$
MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1		0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD	 	Vdd Vdd Vdd Vdd	V V V V	RC option only ⁽⁴⁾ XT, HS and LP options
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	—	_	V	
Input Leakage Current ⁽³⁾ I/O ports	lı.	-1.0	0.5	+1.0	μA 	For Vbb \leq 5.5V Vss \leq VPIN \leq VbD, Pin at hi-impedance
MCLR TOCKI OSC1		-5.0 -3.0 -3.0	— 0.5 0.5 0.5	+5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ	VPIN = VSS +0.25V ⁽²⁾ VPIN = VDD ⁽²⁾ VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD.
Output Low Voltage	Vol	0.0	0.0		μ.,	XT, HS and LP options
I/O ports OSC2/CLKOUT	VOL		—	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	Vdd-0.7 Vdd-0.7		_	v v	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC option only

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

5: The user may use the better of the two specifications.


14.6 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS				
Т				
F	Frequency	Т	Time	
Lowerc	ase subscripts (pp) and their meanings	:		
рр				
2	to	mc	MCLR	
ck	CLKOUT	OSC	oscillator	
су	cycle time	OS	OSC1	
drt	device reset timer	tO	TOCKI	
io	I/O port	wdt	watchdog timer	
Upperc	case letters and their meanings:			
S				
F	Fall	P	Period	
н	High	R	Rise	
1	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	

FIGURE 14-1: LOAD CONDITIONS - PIC16C54A



14.7 Timing Diagrams and Specifications

FIGURE 14-2: EXTERNAL CLOCK TIMING - PIC16C54A




TABLE 14-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54A

AC Charac	cteristics	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -20^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial - PIC16LV54A-02I)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 14.1, Section 14.2 and Section 14.1} \end{array} $						
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
	Fosc	External CLKIN Frequency ⁽²⁾	DC	_	4.0	MHz	XT osc mode	
			DC	_	2.0	MHz	XT osc mode (PIC16LV54A)	
			DC	_	4.0	MHz	HS osc mode (04)	
			DC	_	10	MHz	HS osc mode (10)	
			DC	_	20	MHz	HS osc mode (20)	
			DC	_	200	kHz	LP osc mode	
		Oscillator Frequency ⁽²⁾	DC	_	4.0	MHz	RC osc mode	
			DC	_	2.0	MHz	RC osc mode (PIC16LV54A)	
			0.1	_	4.0	MHz	XT osc mode	
			0.1	_	2.0	MHz	XT osc mode (PIC16LV54A)	
			4	-	4.0	MHz	HS osc mode (04)	
			4	-	10	MHz	HS osc mode (10)	
			4	-	20	MHz	HS osc mode (20)	
			5	_	200	kHz	LP osc mode	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcr) equals four times the input oscillator time base period.

AC Chara	$ \begin{array}{llllllllllllllllllllllllllllllllllll$								
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions		
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode		
			500	_	_	ns	XT osc mode (PIC16LV54A)		
			250	_	_	ns	HS osc mode (04)		
			100	_	—	ns	HS osc mode (10)		
			50	—	—	ns	HS osc mode (20)		
			5.0	—	—	μs	LP osc mode		
		Oscillator Period ⁽²⁾	250	—		ns	RC osc mode		
			500	—	—	ns	RC osc mode (PIC16LV54A)		
			250	—	10,000	ns	XT osc mode		
			500	—	—	ns	XT osc mode (PIC16LV54A)		
			250	—	250	ns	HS osc mode (04)		
			100	—	250	ns	HS osc mode (10)		
			50	—	250	ns	HS osc mode (20)		
			5.0	_	200	μs	LP osc mode		
2	Тсү	Instruction Cycle Time ⁽³⁾	—	4/Fosc	—	-			
3	TosL, TosH	Clock in (OSC1) Low or High Time	85*	—	_	ns	XT oscillator		
			20*	—		ns	HS oscillator		
			2.0*	_	—	μs	LP oscillator		
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	—	25*	ns	XT oscillator		
			—	—	25*	ns	HS oscillator		
			_		50*	ns	LP oscillator		

TABLE 14-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54A (CON'T)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 14-3: CLKOUT AND I/O TIMING - PIC16C54A




TABLE 14-3: C	CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54A
---------------	--

AC Chara	cteristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units		
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns		
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns		
12	TckR	CLKOUT rise time ⁽²⁾	_	5.0	15**	ns		
13	TckF	CLKOUT fall time ⁽²⁾	—	5.0	15**	ns		
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	—	_	40**	ns		
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	_	_	ns		
16	TckH2iol	Port in hold after CLKOUT↑ ⁽²⁾	0*	_	_	ns		
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾	—	_	100*	ns		
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-	_	ns		
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	-	-	ns		
20	TioR	Port output rise time ⁽³⁾	-	10	25**	ns		
21	TioF	Port output fall time ⁽³⁾	-	10	25**	ns		

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 14-1 for loading conditions.




FIGURE 14-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C54A

TABLE 14-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54A

AC Charac	$ \begin{array}{c} \mbox{Characteristics} & \mbox{Standard Operating Conditions (unless otherwise specified)} \\ & \mbox{Operating Temperature} & \mbox{0}^\circ C \leq Ta \leq +70^\circ C \ (commercial) \\ & -40^\circ C \leq Ta \leq +85^\circ C \ (industrial) \\ & -20^\circ C \leq Ta \leq +85^\circ C \ (industrial - PIC16LV54A-02I) \\ & -40^\circ C \leq Ta \leq +125^\circ C \ (extended) \\ & Operating Voltage VDD range is described in Section 14.1, Section 14.2 and Section 14.2 and Section 14.2 and Section 14.2 and Section 14.3 and Section 14.4 and Section 14$						C16LV54A-02I)
Parameter No.	Sym	Characteristic	Characteristic Min Typ ⁽¹⁾ Max Units Conditions				
30	TmcL	MCLR Pulse Width (low)	100* 1μs	_	_	ns —	VDD = 5.0V VDD = 5.0V (PIC16LV54A only)
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)
32	Tdrt	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	100* 1μs	ns —	(PIC16LV54A only)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-5: TIMER0 CLOCK TIMINGS - PIC16C54A




TABLE 14-5: TIMER0 CLOCK REQUIREMENTS - PIC16C54A

AC	Chara	Operating Tempera	$\begin{array}{ll} \mbox{fg} \mbox{ Conditions (unless otherwise specified)} \\ \mbox{ture} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -20^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial - PIC16LV54A-C)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{VDD range is described in Section 14.1, Section 14.2} \end{array}$					
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width - No Prescaler	0.5 TCY + 20*	—	—	ns		
		- With Prescaler	10*	_	_	ns		
41	Tt0L	T0CKI Low Pulse Width - No Prescaler	0.5 TCY + 20*	—	—	ns		
		- With Prescaler	10*	_	—	ns		
42	Tt0P	T0CKI Period	20 or <u>Tcy + 40</u> * N		_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

15.0 ELECTRICAL CHARACTERISTICS - PIC16CR57B

Absolute Maximum Ratings†

•	
Ambient Temperature under bias	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	–0.6V to (VDD + 0.6V)
Total Power Dissipation ⁽¹⁾	800 mW
Max. Current out of Vss pin	150 mA
Max. Current into Vod pin	100 mA
Max. Current into an input pin (T0CKI only)	±500 μA
Input Clamp Current, Iк (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, IOK (Vo < 0 or Vo > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sourced by a single I/O port (PORTA, B or C)	50 mA
Max. Output Current sunk by a single I/O port (PORTA, B or C)	50 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD	-Voh) x Ioh} + Σ (Vol x Iol)

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 15-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16CR57B-04	PIC16CR57B-10	PIC16CR57B-20	PIC16LCR57B-04
RC	VDD: 3.0V to 6.25V IDD: 2.5 mA max at 5.5V IPD: 4.0 μA max at 3.0V, WDT dis Freq: 4.0 MHz max	N/A	N/A	N/A
ХТ	VDD: 3.0V to 6.25V IDD: 2.5 mA max at 5.5V IPD: 4.0 μA max at 3.0V, WDT dis Freq: 4.0 MHz max	N/A	N/A	N/A
HS	N/A	VDD: 4.5V to 5.5V IDD: 10 mA max at 5.5V IPD: 4.0 μA max at 3.0V, WDT dis Freq: 10 MHz max	VDD: 4.5V to 5.5V IDD: 20 mA max at 5.5V IPD: 4.0 μA max at 3.0V, WDT dis Freq: 20 MHz max	N/A
LP	N/A	N/A	N/A	VDD: 2.5V to 6.25V IDD: 32 μA max at 32 kHz, 2.5V IPD: 4.0 μA max at 2.5V, WDT dis Freq: 200 kHz max

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

15.1 DC Characteristics: PIC16CR57B-04, 10, 20 (Commercial) PIC16CR57B-04I, 10I, 20I (Industrial)

DC Characteristics Power Supply Pins		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \end{array}$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage	Vdd							
RC and XT options		3.0	—	6.25	V			
HS option		4.5	—	5.5	V			
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	—	V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-on Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	—	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾	IDD							
RC ⁽⁴⁾ and XT options		_	1.9	2.5	mA	Fosc = 4 MHz, VDD = 5.5V		
HS option		_	2.5	8.0	mA	Fosc = 10 MHz, VDD = 5.5V		
		—	4.7	17	mA	Fosc = 20 MHz, VDD = 5.5V		
Power-Down Current ⁽⁵⁾	IPD							
Commercial		—	4.0	12	μA	VDD = 3.0V, WDT enabled		
			0.25	4.0	μA	VDD = 3.0V, WDT disabled		
Industrial			4.0	14	μA	VDD = 3.0V, WDT enabled		
			0.25	5.0	μA	VDD = 3.0V, WDT disabled		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

15.2 DC Characteristics: PIC16CR57B-04E, 10E, 20E (Extended)

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage RC and XT options HS options	Vdd	3.25 4.5		6.0 5.5	V V		
RAM Data Retention Voltage ⁽²⁾	Vdr	-	1.5*	_	V	Device in SLEEP mode	
VDD Start Voltage to ensure Power-on Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-on Reset	
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾ RC ⁽⁴⁾ and XT options HS option	IDD	_ _ _	1.9 4.8 9.0	3.3 10 20	mA mA mA	Fosc = 4 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V	
Power-Down Current ⁽⁵⁾	IPD		5.0 0.8	22 18	μΑ μΑ	VDD = 3.25V, WDT enabled VDD = 3.25V, WDT disabled	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

15.3 DC Characteristics: PIC16LCR57B-04 (Commercial) PIC16LCR57B-04I (Industrial)

DC Characteristics Power Supply Pins		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \end{array}$					
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage	Vdd	2.5	-	6.25	V	LP option	
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	_	V	Device in SLEEP mode	
VDD Start Voltage to ensure Power-on Reset	VPOR	_	Vss	_	V	See Section 7.4 for details on Power-on Reset	
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾ Commercial Industrial	IDD	_	12 15	28 37	μΑ μΑ	Fosc = 32 kHz, VDD = 2.5V, WDT disabled Fosc = 32 kHz, VDD = 2.5V, WDT disabled	
Power-Down Current ⁽⁵⁾ Commercial Industrial	IPD		3.5 0.2 3.5 0.2	12 4.0 14 5.0	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled	

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

15.4 DC Characteristics: PIC16CR57B-04, 10, 20, PIC16LCR57B-04 (Commercial) PIC16CR57B-04I, 10I, 20I, PIC16LCR57B-04I (Industrial)

DC Characteristics All Pins Except Power Supply Pins		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Fower Supply Fills		Operating Voltage VDD range is described in Section 15.1 and Section 15.						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIL	Vss Vss Vss Vss Vss	 	0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V	Pin at hi-impedance RC option only ⁽⁴⁾ XT, HS and LP options		
Input High Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIH	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V V	For all VDD ⁽⁵⁾ 4.0V < VDD $\leq 5.5V^{(5)}$ VDD > 5.5V RC option only ⁽⁴⁾ XT, HS and LP options		
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	_	—	V			
Input Leakage Current ⁽³⁾ I/O ports MCLR T0CKI OSC1	Ιι∟	-1.0 -5.0 -3.0 -3.0	 0.5 0.5 0.5	+1.0 	μΑ μΑ μΑ μΑ	$\begin{array}{l} \mbox{For VDD} \leq \mbox{5.5V} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VDD}, \\ \mbox{Pin at hi-impedance} \\ \mbox{VPIN} = \mbox{Vss} + 0.25\mbox{V}^{(2)} \\ \mbox{VPIN} = \mbox{VdD}^{(2)} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VdD} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VdD}, \\ \mbox{XT, HS and LP options} \end{array}$		
Output Low Voltage I/O ports OSC2/CLKOUT	Vol		_	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only		
Output High Voltage ⁽³⁾ I/O ports OSC2/CLKOUT	Vон	Vdd -0.7 Vdd -0.7	_		V V	IOH = -5.4 mA, VDD = 4.5 V IOH = -1.0 mA, VDD = 4.5 V, RC option only		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

- 4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.

15.5 DC Characteristics: PIC16CR57B-04E, 10E, 20E (Extended)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating Voltage VDD range is described in Section 15.2.							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions			
Input Low Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIL	Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD	V V V V	Pin at hi-impedance RC option only ⁽⁴⁾			
OSC1		Vss	-	0.3 VDD	V	XT, HS and LP options			
Input High Voltage I/O ports MCLR (Schmitt Trigger)	VIH	0.45 VDD 2.0 0.36 VDD 0.85 VDD		VDD VDD VDD VDD	V V V V	For all V _{DD} ⁽⁵⁾ 4.0V < V _{DD} ≤ 5.5V ⁽⁵⁾ V _{DD} > 5.5V			
TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1		0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD	V V V	RC option only ⁽⁴⁾ XT, HS and LP options			
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	-	—	V				
Input Leakage Current ⁽³⁾ I/O ports	lıL	-1.0	_	+1.0	μA	For VDD \leq 5.5V VSS \leq VPIN \leq VDD, Pin at hi-impedance			
MCLR		-5.0	 0.5	 +5.0	μΑ μΑ	$V_{PIN} = V_{SS} + 0.25 V^{(2)}$ $V_{PIN} = V_{DD}^{(2)}$			
TOCKI OSC1		-3.0 -3.0	0.5 0.5	+3.0 +3.0	μΑ μΑ	$Vss \le VPIN \le VDD$ $Vss \le VPIN \le VDD$, XT, HS and LP options			
Output Low Voltage I/O ports OSC2/CLKOUT	Vol		_	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only			
Output High Voltage⁽³⁾ I/O ports OSC2/CLKOUT	Vон	Vdd -0.7 Vdd -0.7	_		V V	IOH = -5.4 mA, VDD = 4.5 V IOH = -1.0 mA, VDD = 4.5 V, RC option only			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

5: The user may use the better of the two specifications.


15.6 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

2. Tpp3			
т			
F	Frequency	Т	Time
Lowerc	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	тоскі
io	I/O port	wdt	watchdog timer
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 15-1: LOAD CONDITIONS



15.7 **Timing Diagrams and Specifications**

FIGURE 15-2: EXTERNAL CLOCK TIMING - PIC16CR57B




TABLE 15-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR57B

AC Charao	cteristics	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.} \end{array} $							
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	Fosc	External CLKIN Frequency ⁽²⁾	DC	—	4.0	MHz	XT osc mode		
			DC	-	4.0	MHz	HS osc mode (04)		
			DC	—	10	MHz	HS osc mode (10)		
			DC	—	20	MHz	HS osc mode (20)		
			DC	—	200	kHz	LP osc mode		
		Oscillator Frequency ⁽²⁾	DC	Ι	4.0	MHz	RC osc mode		
			0.1	—	4.0	MHz	XT osc mode		
			4.0	—	4.0	MHz	HS osc mode (04)		
			4.0	-	10	MHz	HS osc mode (10)		
			4.0	-	20	MHz	HS osc mode (20)		
			5.0	—	200	kHz	LP osc mode		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

TABLE 15-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR57B (CON'T)

AC Chara	cteristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.} \end{array}$							
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode		
			250	_	_	ns	HS osc mode (04)		
			100	_	_	ns	HS osc mode (10)		
			50	_	_	ns	HS osc mode (20)		
			5.0	—	_	μs	LP osc mode		
		Oscillator Period ⁽²⁾	250	_	_	ns	RC osc mode		
			250	—	10,000	ns	XT osc mode		
			250	—	250	ns	HS osc mode (04)		
			100	—	250	ns	HS osc mode (10)		
			50	—	250	ns	HS osc mode (20)		
			5.0	—	200	μs	LP osc mode		
2	Тсү	Instruction Cycle Time ⁽³⁾	—	4/Fosc	—				
3	TosL, TosH	Clock in (OSC1) Low or High Time	85*	_	_	ns	XT oscillator		
			20*	—		ns	HS oscillator		
			2.0*	—	_	μs	LP oscillator		
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	_	25*	ns	XT oscillator		
			_	_	25*	ns	HS oscillator		
			_	_	50*	ns	LP oscillator		

* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 15-3: CLKOUT AND I/O TIMING - PIC16CR57B



AC Chara	cteristics	ecified) rcial) al) ded) ction 15.	1, Section 15	5.2 and		
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns
12	TckR	CLKOUT rise time ⁽²⁾	_	5.0	15**	ns
13	TckF	CLKOUT fall time ⁽²⁾	_	5.0	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	_	-	40**	ns
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	-	_	ns
16	TckH2iol	Port in hold after CLKOUT ⁽²⁾	0*	-	_	ns
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid ⁽³⁾	_	-	100*	ns
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-	_	ns
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	-	-	ns
20	TioR	Port output rise time ⁽³⁾	_	10	25**	ns
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 15-1 for loading conditions.




FIGURE 15-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR57B

TABLE 15-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR57B

AC Charac	AC Characteristics Standard Operating Conditions (unless otherwise specified)								
		Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)							
		-40°C ≤		· ·					
		-40°C ≤		· ·		,			
		Operating Voltage VDD range is des	cribed i	n Sectio	n 15.1,	Section	15.2 and Section 15.3.		
Parameter									
No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
30	TmcL	MCLR Pulse Width (low)	1.0*	—	_	μs	VDD = 5.0V		
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)		
32	TDRT	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)		
34	Tioz	I/O Hi-impedance from MCLR Low	_	—	1.0*	μs			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-5: TIMER0 CLOCK TIMINGS - PIC16CR57B




TABLE 15-5: TIMER0 CLOCK REQUIREMENTS - PIC16CR57B

AC	Chara	cteristics	Operating Tempera	ating Conditions (unless otherwise specified)erature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended)ge VDD range is described in Section 15.1, Section 15.2 ar				
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
40	Tt0H	T0CKI High Pulse V	Vidth - No Prescaler	0.5 TCY + 20*	—	—	ns	
			- With Prescaler	10*	—	—	ns	
41	Tt0L	T0CKI Low Pulse W	/idth - No Prescaler	0.5 TCY + 20*	—	—	ns	
			- With Prescaler	10*	—	_	ns	
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	_	—	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

16.0 ELECTRICAL CHARACTERISTICS - PIC16C58A

Absolute Maximum Ratings[†]

Ambient Temperature under bias	_55°C to ±125°C
Ambient Temperature under bias	
Storage Temperature	
Voltage on VDD with respect to VSS	
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	-0.6V to (VDD + 0.6V)
Total Power Dissipation ⁽¹⁾	800 mW
Max. Current out of Vss pin	150 mA
Max. Current into Vod pin	100 mA
Max. Current into an input pin (T0CKI only)	±500 μA
Input Clamp Current, IIK (VI < 0 or VI > VDD)	
Output Clamp Current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	
Max. Output Current sourced by a single I/O port (PORTA or B)	50 mA
Max. Output Current sunk by a single I/O port (PORTA or B)	50 mA
Note 1: Power Dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH)	x IOH} + Σ (VOL x IOL)

[†] NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 16-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16C58A-04	PIC16C58A-10	PIC16C58A-20	PIC16LC58A-04
RC	VDD: 3.0V to 6.25V IDD: 2.5 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 1.8 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 1.8 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 0.5 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.
хт	VDD: 3.0V to 6.25V IDD 2.5 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 1.8 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 1.8 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 6.25V IDD: 0.5 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.
нѕ	N/A	VDD: 4.5V to 5.5V IDD: 8.0 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 10 MHz max.	VDD: 4.5V to 5.5V IDD: 17 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 20 MHz max.	N/A
LP	VDD: 3.0V to 6.25V IDD: 15 μA typ. at 32kHz; 3.0V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 200 kHz max.	N/A	N/A	VDD: 2.5V to 6.25V IDD: 28 μA max. at 32kHz, 2.5V WDT dis IPD: 4.0 μA max. at 2.5V WDT dis Freq: 200 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

OSC	PIC16C58A/JW	PIC16LV58A-02
	VDD: 3.0V to 6.25V IDD: 2.5 mA max. at 5.5V	VDD: 2.0V to 3.8V IDD: 0.5 mA typ. at 3.0V
RC	IPD: 4.0 µA max. at 3.0V WDT dis Freq: 4.0 MHz max.	IPD: 0.25 µA typ. at 3.0V WDT dis Freq: 2.0 MHz max.
хт	VDD: 3.0V to 6.25V IDD 2.5 mA max. at 5.5V	VDD: 2.0V to 3.8V IDD: 0.5 mA typ. at 3.0V
	IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4.0 MHz max.	IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 2.0 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 17 mA max. at 5.5V IPD: 4.0 μA max. at	N/A
	3.0V WDT dis Freq: 20 MHz max.	
LP	VDD: 2.5V to 6.25V IDD: 28 μA max. at 32kHz, 2.5V WDT dis	VDD: 2.0V to 3.8V IDD: 27 μA max. at 32kHz, 2.5V WDT dis
	IPD: 4.0 μA max. at 2.5V WDT dis Freq: 200 kHz max.	IPD: 4.0 μA max. at 2.5V WDT dis Freq: 200 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

16.1 DC Characteristics: PIC16C58A-04, 10, 20 (Commercial) PIC16C58A-04I, 10I, 20I (Industrial)

DC Characteristics Power Supply Pins		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions			
Supply Voltage XT, RC and LP options HS option	Vdd	3.0 4.5		6.25 5.5	V V				
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	—	V	Device in SLEEP mode			
VDD start voltage to ensure Power-On Reset	VPOR	_	Vss	_	V	See Section 7.4 for details on Power-on Reset			
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset			
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options HS option LP option, Commercial LP option, Industrial	IDD	 	1.9 2.5 4.7 15 18	2.5 8.0 17 31 39	mA mA mA μA μA	Fosc = 4.0 MHz, VDD = $5.5V$ Fosc = 10 MHz, VDD = $5.5V$ Fosc = 20 MHz, VDD = $5.5V$ Fosc = 32 kHz, VDD = $3.0V$, WDT disabled Fosc = 32 kHz, VDD = $3.0V$, WDT disabled			
Power Down Current⁽⁵⁾ Commercial Industrial	IPD		4.0 0.25 5.0 0.3	12 4.0 14 5.0	μΑ μΑ μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled VDD = 3.0V, WDT enabled VDD = 3.0V, WDT enabled			

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

16.2 DC Characteristics: PIC16C58A-04E, 10E, 20E (Extended)

DC Characteristics Power Supply Pins		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & -40^\circ C \leq T A \leq +125^\circ C \mbox{ (extended)} \end{array}$						
Characteristic	Sym	Min Typ ⁽¹⁾ Max Units		Units	Conditions			
Supply Voltage XT and RC options HS option	Vdd	3.5 4.5	_	5.5 5.5	V V			
RAM Data Retention Voltage ⁽²⁾	Vdr	-	1.5*	—	V	Device in SLEEP mode		
VDD start voltage to ensure Power-On Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options HS option	IDD		1.9 4.8 9.0	3.3 10 20	mA mA mA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V		
Power Down Current ⁽⁵⁾ XT and RC options	IPD	_	5.0 0.8	22 18	μA μA	VDD = 3.5V, WDT enabled VDD = 3.5V, WDT disabled		
HS option		_	4.0 0.25	22 18	μΑ μΑ	VDD = 3.5V, WDT enabled VDD = 3.5V, WDT enabled VDD = 3.5V, WDT disabled		

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to V_{ss} , TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

16.3 DC Characteristics: PIC16LC58A-04 (Commercial) PIC16LC58A-04I (Industrial) PIC16LC58A-04I (Extended)

DC Characteristics Power Supply Pins		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions			
Supply Voltage XT, RC and LP options	Vdd	2.5		6.25	V				
RAM Data Retention Voltage ⁽²⁾	Vdr	_	1.5*	—	V	Device in SLEEP mode			
VDD start voltage to ensure Power-On Reset	VPOR	_	Vss	—	V	See Section 7.4 for details on Power-on Reset			
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	_	—	V/ms	See Section 7.4 for details on Power-on Reset			
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options LP option, Commercial LP option, Industrial LP option, Extended	IDD		0.5 12 12 12	2.5 27 35 37	mA μA μA μA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 32 kHz, VDD = 2.5V WDT disabled Fosc = 32 kHz, VDD = 2.5V WDT disabled Fosc = 32 kHz, VDD = 2.5V WDT disabled			
Power Down Current ⁽⁵⁾ Commercial Industrial Extended	IPD		2.5 0.25 2.5 0.25 2.5 0.25	12 4.0 14 5.0 15 7.0	μΑ μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled			

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

16.4 DC Characteristics: PIC16LV58A-02 (Commercial) PIC16LV58A-02 (Industrial)

DC Characteristics Power Supply Pins		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^\circ C \leq T A \leq +70^\circ C \mbox{ (commercial)} \\ -20^\circ C \leq T A \leq +85^\circ C \mbox{ (industrial)} \end{array}$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage XT, RC and LP options	Vdd	2.0	_	3.8	v			
RAM Data Retention Voltage ⁽²⁾	Vdr	-	1.5*	—	V	Device in SLEEP mode		
VDD start voltage to ensure Power-On Reset	VPOR	-	Vss	_	V	See section on Power-On Reset for details		
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	_	_	V/ms	See section on Power-On Reset for details		
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options LP option, Commercial LP option, Industrial	IDD		0.5 11 14	1.8 27 35	mA μA μA	Fosc = 2.0 MHz, VDD = 3.0V Fosc = 32 kHz, VDD = 2.5V, WDT disabled Fosc = 32 kHz, VDD = 2.5V, WDT disabled		
Power Down Current ⁽⁵⁾⁽⁶⁾ Commercial	IPD	_	2.5	12	μA	VDD = 2.5V, WDT enabled		
Industrial			0.25 2.5 0.25	4.0 14 5.0	μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.
- 6: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection, if the SLEEP mode is entered or during initial power-up.

16.5 DC Characteristics: PIC16C58A-04, 10, 20, PIC16LC58A-04, PIC16LV58A-02 (Commercial) PIC16C58A-04I, 10I, 20I, PIC16LC58A-04I, PIC16LV58A-02I (Industrial) PIC16C58A-04E, 10E, 20E (Extended)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-20^{\circ}C \le TA \le +85^{\circ}C$ (industrial - PIC16LV58A) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)Operating Voltage VDD range is described in Section 16.1, Section 16.2 a Section 16.3.								
Characteristic	Sym	Min	Typ ⁽¹⁾	Мах	Units	Conditions				
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIL	Vss Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V V	Pin at hi-impedance RC option only ⁽⁴⁾ XT, HS and LP options				
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	Vih	0.2 VDD+1V 2.0 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD	 	VDD VDD VDD VDD VDD VDD VDD		For all VDD ⁽⁵⁾ 4.0V < VDD \leq 5.5V ⁽⁵⁾ RC option only ⁽⁴⁾ XT, HS and LP options				
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	—		V					
Input Leakage Current ⁽³⁾ I/O ports MCLR T0CKI OSC1	ΙL	-1.0 -5.0 -3.0 -3.0	0.5 — 0.5 0.5 0.5	+1.0 +5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ μΑ	For VDD \leq 5.5V VSS \leq VPIN \leq VDD, Pin at hi-impedance VPIN = VSS +0.25V ⁽²⁾ VPIN = VDD ⁽²⁾ VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, XT, HS and LP options				
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	v v	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only				
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	Vdd-0.7 Vdd-0.7			v v	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC option only				

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
- 3: Negative current is defined as coming out of the pin.
- 4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.


16.6 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS				
Т				
F	Frequency	Т	Time	
Lower	case subscripts (pp) and their meanings	:		
рр				
2	to	mc	MCLR	
ck	CLKOUT	OSC	oscillator	
су	cycle time	os	OSC1	
drt	device reset timer	tO	TOCKI	
io	I/O port	wdt	watchdog timer	
Upper	case letters and their meanings:			
S				
F	Fall	P	Period	
н	High	R	Rise	
1	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	

FIGURE 16-1: LOAD CONDITIONS - PIC16C58A



16.7 Timing Diagrams and Specifications

FIGURE 16-2: EXTERNAL CLOCK TIMING - PIC16C58A




TABLE 16-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C58A

AC Charac	cteristics	Standard Operating Conditions (unless otherwise specified)								
		Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)								
		$-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)								
							IC16LV58A)			
		Operating Voltage VDD range is o		≤ +125°0 ed in Seo			tion 16.2 and Section 16.3.			
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
	Fosc	External CLKIN Frequency ⁽²⁾	DC	_	4.0	MHz	XT osc mode			
			DC	—	2.0	MHz	XT osc mode (PIC16LV58A)			
			DC	—	4.0	MHz	HS osc mode (04)			
			DC	—	10	MHz	HS osc mode (10)			
			DC	—	20	MHz	HS osc mode (20)			
			DC	—	200	kHz	LP osc mode			
		Oscillator Frequency ⁽²⁾	DC	—	4.0	MHz	RC osc mode			
			DC	-	2.0	MHz	RC osc mode (PIC16LV58A)			
			0.1	—	4.0	MHz	XT osc mode			
			0.1	-	2.0	MHz	XT osc mode (PIC16LV58A)			
			4.0	-	4.0	MHz	HS osc mode (04)			
			4.0	-	10	MHz	HS osc mode (10)			
			4.0	—	20	MHz	HS osc mode (20)			
			5.0	—	200	kHz	LP osc mode			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

AC Chara	cteristics	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -20^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial - PIC16LV58A)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \end{array} \\ \mbox{Operating Voltage VDD range is described in Section 16.1, Section 16.2 and Section 16.3.} \end{array}$							
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode		
			500	_	_	ns	XT osc mode (PIC16LV58A)		
			250	_	_	ns	HS osc mode (04)		
			100	_	_	ns	HS osc mode (10)		
			50	—	—	ns	HS osc mode (20)		
			5.0	—	—	μs	LP osc mode		
		Oscillator Period ⁽²⁾	250	—		ns	RC osc mode		
			500	—	—	ns	RC osc mode (PIC16LV58A)		
			250	—	10,000	ns	XT osc mode		
			500	—	—	ns	XT osc mode (PIC16LV58A)		
			250	—	250	ns	HS osc mode (04)		
			100	—	250	ns	HS osc mode (10)		
			50	—	250	ns	HS osc mode (20)		
			5.0	_	200	μs	LP osc mode		
2	Тсү	Instruction Cycle Time ⁽³⁾		4/Fosc	—	-			
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	_	_	ns	XT oscillator		
			20*	—	—	ns	HS oscillator		
			2.0*	_	—	μs	LP oscillator		
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_	—	25*	ns	XT oscillator		
			—	—	25*	ns	HS oscillator		
			_		50*	ns	LP oscillator		

TABLE 16-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C58A (CON'T)

* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 16-3: CLKOUT AND I/O TIMING - PIC16C58A



AC Charae	cteristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns	
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns	
12	TckR	CLKOUT rise time ⁽²⁾	_	5	15**	ns	
13	TckF	CLKOUT fall time ⁽²⁾	_	5	15**	ns	
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	_	-	40**	ns	
15	TioV2ckH	Port in valid before CLKOUT↑ ⁽²⁾	0.25 TCY+30*	-	_	ns	
16	TckH2iol	Port in hold after CLKOUT↑ ⁽²⁾	0*	—	_	ns	
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾	_	-	100*	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-	_	ns	
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	-	_	ns	
20	TioR	Port output rise time ⁽³⁾	-	10	25**	ns	
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns	

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 16-1 for loading conditions.




FIGURE 16-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C58A

TABLE 16-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C58A

AC Charac	teristics	-44	0°C ≤ T/ 0°C ≤ T/ 0°C ≤ T/ 0°C ≤ T/	A ≤ +70° A ≤ +85° A ≤ +85° A ≤ +85°	C (comr C (indus C (indus 5°C (exte	nercial) strial) strial - P ended)	IC16LV58A)			
Parameter No.	Sym	Characteristic	Characteristic Min Typ ⁽¹⁾ Max Units Conditions							
30	TmcL	MCLR Pulse Width (low)	100* 1μs	_	_	ns —	VDD = 5.0V VDD = 5.0V (PIC16LV58A only)			
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)			
32	Tdrt	Device Reset Timer Period 9.0* 18* 30* ms VDD = 5.0V (Commercial)								
34	Tioz	I/O Hi-impedance from MCLR Low		_	100* 1μs	ns —	(PIC16LV58A only)			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 16-5: TIMER0 CLOCK TIMINGS - PIC16C58A




TABLE 16-5: TIMER0 CLOCK REQUIREMENTS - PIC16C58A

AC	Chara	Operating Tempera	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ -20^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial - PIC16LV58A)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 16.1, Section 16.2 and Section 16.3.} \end{array}$				
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width - No Prescaler	0.5 TCY + 20*	-	—	ns	
		- With Prescaler	10*	—	_	ns	
41	Tt0L	T0CKI Low Pulse Width - No Prescaler	0.5 TCY + 20*	—	—	ns	
		- With Prescaler	10*	_	—	ns	
42	Tt0P	T0CKI Period	20 or <u>Tcy + 40</u> * N	_	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

17.0 ELECTRICAL CHARACTERISTICS - PIC16CR58A

Absolute Maximum Ratings†

Ambient Temperature under bias	-55°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	–0.6V to (VDD + 0.6V)
Total Power Dissipation ⁽¹⁾	800 mW
Max. Current out of Vss pin	150 mA
Max. Current into VDD pin	100 mA
Max. Current into an input pin (T0CKI only)	±500 μA
Input Clamp Current, Iк (VI < 0 or VI > VDD)	
Output Clamp Current, IOK (Vo < 0 or Vo> Voo)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sourced by a single I/O port (PORTA or B)	50 mA
Max. Output Current sunk by a single I/O port (PORTA or B)	50 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH)	H) x IOH} + Σ (VOL x IOL)

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16CR58A-04	PIC16CR58A-10	PIC16CR58A-20	PIC16LCR58A-04
RC	VDD: 3.0V to 6.25V IDD: 2.5 mA max at 5.5V IPD: 4.0 μA max at 3.0V, WDT dis Freq: 4.0 MHz max	N/A	N/A	N/A
ХТ	VDD: 3.0V to 6.25V IDD: 2.5 mA max at 5.5V IPD: 4.0 μA max at 3.0V, WDT dis Freq: 4.0 MHz max	N/A	N/A	N/A
HS	N/A	VDD: 4.5V to 5.5V IDD: 8.0 mA max at 5.5V IPD: 4.0 μA max at 3.0V, WDT dis Freq: 10 MHz max	VDD: 4.5V to 5.5V IDD: 17 mA max at 5.5V IPD: 4.0 μA max at 3.0V, WDT dis Freq: 20 MHz max	N/A
LP	N/A	N/A	N/A	VDD: 2.5V to 6.25V IDD: 28 μA max at 32 kHz, 2.5V IPD: 4.0 μA max at 2.5V, WDT dis Freq: 200 kHz max

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

17.1 DC Characteristics: PIC16CR58A-04, 10, 20 (Commercial) PIC16CR58A-04I, 10I, 20I (Industrial)

DC Characteristics Power Supply Pins		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \end{array}$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage	Vdd							
RC and XT options		3.0	—	6.25	V			
HS option		4.5	—	5.5	V			
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	—	V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-on Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	—	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾	IDD							
RC ⁽⁴⁾ and XT options		_	1.9	2.5	mA	Fosc = 4.0 MHz, VDD = 5.5V		
HS option		_	2.5	8.0	mA	Fosc = 10 MHz, VDD = 5.5V		
		—	4.7	17	mA	Fosc = 20 MHz, VDD = 5.5V		
Power-Down Current ⁽⁵⁾	IPD							
Commercial		—	4.0	12	μA	VDD = 3.0V, WDT enabled		
			0.25	4.0	μA	VDD = 3.0V, WDT disabled		
Industrial			4.0	14	μA	VDD = 3.0V, WDT enabled		
			0.25	5.0	μA	VDD = 3.0V, WDT disabled		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

17.2 DC Characteristics: PIC16CR58A-04E, 10E, 20E (Extended)

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)							
Characteristic	Characteristic Sym			Max	Units	Conditions		
Supply Voltage RC and XT options HS options	Vdd	3.25 4.5	_	6.0 5.5	V V			
RAM Data Retention Voltage ⁽²⁾	Vdr	-	1.5*	—	V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-on Reset	VPOR	-	Vss	—	V	See Section 7.4 for details on Power-on Reset		
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ RC ⁽⁴⁾ and XT options HS option	IDD		1.9 4.8 9.0	3.3 10 20	mA mA mA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V		
Power-Down Current ⁽⁵⁾	IPD		5.0 0.8	22 18	μΑ μΑ	VDD = 3.25V, WDT enabled VDD = 3.25V, WDT disabled		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

17.3 DC Characteristics: PIC16LCR58A-04 (Commercial) PIC16LCR58A-04I (Industrial)

DC Characteristics Power Supply Pins	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \end{array}$							
Characteristic	Sym	Min	Min Typ ⁽¹⁾		Units	Conditions		
Supply Voltage	Vdd	2.5	-	6.25	V	LP option		
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	—	V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-on Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*		—	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ Commercial Industrial	IDD	_	12 15	28 37	μΑ μΑ	Fosc = 32 kHz, VDD = 2.5V, WDT disabled Fosc = 32 kHz, VDD = 2.5V,		
Power-Down Current ⁽⁵⁾ Commercial	IPD		3.5	12	μA	WDT disabled VDD = 2.5V, WDT enabled		
Industrial			0.2 3.5 0.2	4.0 14 5.0	μΑ μΑ μΑ	VDD = 2.5V, WDT enabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled		

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

17.4 DC Characteristics: PIC16CR58A-04, 10, 20, PIC16LCR58A-04 (Commercial) PIC16CR58A-04I, 10I, 20I, PIC16LCR58A-04I (Industrial)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)								
Fower Supply Fins		Operating Vo	Operating Voltage VDD range is described in Section 17.1 and Section							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions				
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIL	Vss Vss Vss Vss Vss	 	0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V	Pin at hi-impedance RC option only ⁽⁴⁾ XT, HS and LP options				
Input High Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	Vih	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V V	For all VDD ⁽⁵⁾ 4.0V < VDD $\leq 5.5V^{(5)}$ VDD > 5.5V RC option only ⁽⁴⁾ XT, HS and LP options				
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	_	—	V					
Input Leakage Current ⁽³⁾ I/O ports MCLR T0CKI OSC1	lı∟	-1.0 -5.0 -3.0 -3.0	 0.5 0.5 0.5	+1.0 +5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ μΑ	$\label{eq:states} \begin{array}{l} \mbox{For VDD} \leq \mbox{5.5V} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VDD}, \\ \mbox{Pin at hi-impedance} \\ \mbox{VPIN} = \mbox{Vss} + 0.25\mbox{V}^{(2)} \\ \mbox{VPIN} = \mbox{VdD}^{(2)} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VdD} \\ \mbox{Vss} \leq \mbox{VPIN} \leq \mbox{VdD}, \\ \mbox{XT, HS and LP options} \end{array}$				
Output Low Voltage I/O ports OSC2/CLKOUT	Vol		_	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only				
Output High Voltage ⁽³⁾ I/O ports OSC2/CLKOUT	Vон	Vdd -0.7 Vdd -0.7			V V	IOH = -5.4 mA, VDD = 4.5 V IOH = -1.0 mA, VDD = 4.5 V, RC option only				

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

- 4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.

17.5 DC Characteristics: PIC16CR58A-04E, 10E, 20E (Extended)

DC Characteristics All Pins Except Power Supply Pins		Operating Te	emperati	ire -	-40°C ≤ 1	otherwise specified) FA ≤ +125°C (extended) n Section 17.2.
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIL	Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD	V V V V	Pin at hi-impedance RC option only ⁽⁴⁾
OSC1 Input High Voltage I/O ports	Vih	Vss 0.45 VDD 2.0	_	0.3 VDD VDD VDD	V V V	XT, HS and LP options For all V_{DD} (5) 4.0V < $V_{DD} \le 5.5V$ (5)
MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1		0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD	V V V V V	VDD > 5.5V RC option only ⁽⁴⁾ XT, HS and LP options
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	-	_	V	
Input Leakage Current ⁽³⁾ I/O ports	١L	-1.0	_	+1.0	μΑ	For VDD \leq 5.5V VSS \leq VPIN \leq VDD, Pin at hi-impedance
MCLR TOCKI OSC1		-5.0 -3.0 -3.0	— 0.5 0.5 0.5	+5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ	$VPIN = VSS + 0.25V(2)$ $VPIN = VDD(2)$ $VSS \le VPIN \le VDD$ $VSS \le VPIN \le VDD,$
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	V V	XT, HS and LP options IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only
Output High Voltage ⁽³⁾ I/O ports OSC2/CLKOUT	Vон	Vdd0.7 Vdd0.7	_		V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC option only

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

5: The user may use the better of the two specifications.


17.6 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

т			
F	Frequency	Т	Time
Lowerc	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	тоскі
io	I/O port	wdt	watchdog timer
Upperc	ase letters and their meanings:	_	
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 17-1: LOAD CONDITIONS - PIC16CR58A



17.7 **Timing Diagrams and Specifications**

FIGURE 17-2: EXTERNAL CLOCK TIMING - PIC16CR58A




TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR58A

AC Charac	teristics	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 17.1, Section 17.2 and Section 17.3.} \end{array}$								
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions			
	Fosc	External CLKIN Frequency ⁽²⁾	DC	_	4.0	MHz	XT osc mode			
			DC	_	4.0	MHz	HS osc mode (04)			
			DC	_	10	MHz	HS osc mode (10)			
			DC	_	20	MHz	HS osc mode (20)			
			DC	_	200	kHz	LP osc mode			
		Oscillator Frequency ⁽²⁾	DC	_	4.0	MHz	RC osc mode			
			0.1	_	4.0	MHz	XT osc mode			
			4.0	_	4.0	MHz	HS osc mode (04)			
			4.0	_	10	MHz	HS osc mode (10)			
			4.0	_	20	MHz	HS osc mode (20)			
			5.0	_	200	kHz	LP osc mode			

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR58A (CON'T)

AC Chara	cteristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 17.1, Section 17.2 and Section 17.3.} \end{array}$								
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions			
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode			
			250	_	_	ns	HS osc mode (04)			
			100	_	_	ns	HS osc mode (10)			
			50	_	_	ns	HS osc mode (20)			
			5.0	_	_	μs	LP osc mode			
		Oscillator Period ⁽²⁾	250	_	_	ns	RC osc mode			
			250	_	10,000	ns	XT osc mode			
			250	_	250	ns	HS osc mode (04)			
			100	_	250	ns	HS osc mode (10)			
			50	_	250	ns	HS osc mode (20)			
			5.0	—	200	μs	LP osc mode			
2	Тсү	Instruction Cycle Time ⁽³⁾	—	4/Fosc	—	_				
3	TosL, TosH	Clock in (OSC1) Low or High Time	85*	_	_	ns	XT oscillator			
			20*	_	_	ns	HS oscillator			
			2.0*	_	_	μs	LP oscillator			
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	_	25*	ns	XT oscillator			
			_	—	25*	ns	HS oscillator			
			_	_	50*	ns	LP oscillator			

* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 17-3: CLKOUT AND I/O TIMING - PIC16CR58A



AC Chara	cteristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$										
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units						
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns						
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns						
12	TckR	CLKOUT rise time ⁽²⁾	_	5.0	15**	ns						
13	TckF	CLKOUT fall time ⁽²⁾	_	5.0	15**	ns						
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	_	-	40**	ns						
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	-	_	ns						
16	TckH2iol	Port in hold after CLKOUT ⁽²⁾	0*	-	_	ns						
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid ⁽³⁾	_	-	100*	ns						
18	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-	_	ns						
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	-	_	ns						
20	TioR	Port output rise time ⁽³⁾	_	10	25**	ns						
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns						

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 17-1 for loading conditions.




FIGURE 17-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR58A

TABLE 17-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR58A

AC Charac	teristics	Standard Operating Conditions (unless otherwise specified)								
		Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)								
		-40°C ≤		· ·						
		-40°C ≤	TA ≤ +	125°C (e	extende	d)				
		Operating Voltage VDD range is des	cribed i	n Sectio	n 17.1,	Section	17.2 and Section 17.3.			
Parameter										
No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
30	TmcL	MCLR Pulse Width (low)	1.0*	—	_	μs	VDD = 5.0V			
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)			
32	Tdrt	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)			
34	Tioz	I/O Hi-impedance from MCLR Low		—	1.0*	μs				

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-5: TIMER0 CLOCK TIMINGS - PIC16CR58A




TABLE 17-5: TIMER0 CLOCK REQUIREMENTS - PIC16CR58A

AC	Charao	cteristics	Operating Tempera	tandard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)Operating Voltage VDD range is described in Section 17.1, Section 17.2 and section 17.3.					
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
40	Tt0H	T0CKI High Pulse V	Vidth - No Prescaler	0.5 TCY + 20*	-	—	ns		
			- With Prescaler	10*	—	_	ns		
41	Tt0L	T0CKI Low Pulse W	/idth - No Prescaler	0.5 TCY + 20*	—	_	ns		
		- With Prescaler		10*	—	_	ns		
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	_	—	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

18.0 DC AND AC CHARACTERISTICS - PIC16C54A/CR57B/C58A/CR58A

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.




FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE


TABLE 18-1: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average Fosc @ 5 V, 25°C				
20 pF	3.3 k	4.973 MHz	± 27%			
	5 k	3.82 MHz	± 21%			
	10 k	2.22 MHz	± 21%			
	100 k	262.15 kHz	± 31%			
100 pF	3.3 k	1.63 MHz	± 13%			
	5 k	1.19 MHz	± 13%			
	10 k	684.64 kHz	± 18%			
	100 k	71.56 kHz	± 25%			
300 pF	3.3 k	660 kHz	± 10%			
	5.0 k	484.1 kHz	± 14%			
	10 k	267.63 kHz	± 15%			
	160 k	29.44 kHz	± 19%			


The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5 V.

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF













FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF

















FIGURE 18-8: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD






FIGURE 18-10: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC_MODE @ 20 PF, 25°C)





FIGURE 18-11: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 20 PF, -40°C TO +85°C)








FIGURE 18-13: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 100 PF, -40°C TO +85°C)




FIGURE 18-14: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, 25°C)





FIGURE 18-15: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, -40°C TO +85°C)






FIGURE 18-16: WDT TIMER TIME-OUT PERIOD vs. VDD

TABLE 18-2:INPUT CAPACITANCE FOR
PIC16C54A/C58A

Pin	Typical Capacitance (pF)						
FIN	18L PDIP	18L SOIC					
RA port	5.0	4.3					
RB port	5.0	4.3					
MCLR	17.0	17.0					
OSC1	4.0	3.5					
OSC2/CLKOUT	4.3	3.5					
TOCKI	3.2	2.8					

All capacitance values are typical at 25°C. A part-to-part variation of \pm 25% (three standard deviations) should be taken into account.




FIGURE 18-17: TRANSCONDUCTANCE (gm) OF HS OSCILLATOR vs. VDD

FIGURE 18-18: TRANSCONDUCTANCE (gm) OF LP OSCILLATOR vs. VDD




FIGURE 18-19: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD





FIGURE 18-20: IOH vs. VOH, VDD = 3 V








FIGURE 18-22: IOL vs. VOL, VDD = 3 V





FIGURE 18-23: IOL vs. VOL, VDD = 5 V



NOTES:

19.0 ELECTRICAL CHARACTERISTICS -PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR 58B

Absolute Maximum Ratings[†]

Ambient temperature under bias	–55°C to +125°C				
Storage temperature	–65°C to +150°C				
Voltage on VDD with respect to Vss	0 to +7.5V				
Voltage on MCLR with respect to Vss	0 to +14V				
Voltage on all other pins with respect to Vss	0.6V to (VDD + 0.6V)				
Total power dissipation ⁽¹⁾	800 mW				
Max. current out of Vss pin	150 mA				
Max. current into Vod pin					
Max. current into an input pin (T0CKI only)	±500 μA				
Input clamp current, IIK (VI < 0 or VI > VDD)	±20 mA				
Output clamp current, IOK (Vo < 0 or Vo > VoD)	±20 mA				
Max. output current sunk by any I/O pin	25 mA				
Max. output current sourced by any I/O pin	20 mA				
Max. output current sourced by a single I/O Port A	50 mA				
Max. output current sourced by a single I/O Port B					
Max. output current sunk by a single I/OPort A	50 mA				
Max. output current sunk by a single I/O Port B	50 mA				
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD + Σ IOH) + Σ {(VD + Σ IOH) +	O-VOH) x IOH} + Σ (VOL x IOL)				
[†] NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device.					

NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 19-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16C5X-04	PIC16C5X-20	PIC16C5X/JW
RC	VDD: 3.0V to 5.5V IDD: 2.4 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4 MHz max.	VDD: 3.0V to 5.5V IDD: 1.7 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 5.5V IDD: 2.4 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4.0 MHz max.
хт	VDD: 3.0V to 5.5V IDD 2.4 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4 MHz max.	VDD: 3.0V to 5.5V IDD: 1.7 mA typ. at 5.5V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 4.0 MHz max.	VDD: 3.0V to 5.5V IDD 2.4 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 4.0 MHz max.
нѕ	N/A	VDD: 4.5V to 5.5V IDD: 16 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 20 MHz max.	 VDD: 4.5V to 5.5V IDD: 16 mA max. at 5.5V IPD: 4.0 μA max. at 3.0V WDT dis Freq: 20 MHz max.
LP	VDD: 3.0V to 5.5V IDD: 14 μA typ. at 32kHz, 3.0V IPD: 0.25 μA typ. at 3.0V WDT dis Freq: 200 kHz max.	N/A	VDD: 3.0V to 5.5V IDD: 32 μA max. at 32kHz, 3.0V WDT dis IPD: 4.0 μA max. at 3.0V WDT dis Freq: 200 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

DC Characteristics: PIC16C54B/C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial) PIC16CR54B/CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial) PIC16CC54B/C54C/C55A/C56A/CR57C/CR58B-04I, 20I (Industrial) PIC16CR54B/CR54C/CR56A/CR57C/CR58B-04I, 20I (Industrial) PIC16CR54B/CR/54C/CR56A/CR57C/CR58B-04I, 20I (Industrial)

DC Characteristics Power Supply Pins	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \end{array}$							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage XT, RC and LP options HS option	Vdd	3.0 4.5	_	5.5 5.5	V V			
RAM Data Retention Voltage ⁽²⁾	Vdr	_	1.5*	—	V	Device in SLEEP mode		
VDD start voltage to ensure Power-On Reset	VPOR	—	Vss	—	V	See Section 7.4 for details on Power-on Reset		
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	—	—	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options HS option LP option, Commercial LP option, Industrial	IDD		1.8 4.5 14 17	2.4 16 32 40	mA mA μA μA	Fosc = 4.0 MHz, VDD = $5.5V$ Fosc = 20 MHz, VDD = $5.5V$ Fosc = 32 kHz, VDD = $3.0V$, WDT disabled Fosc = 32 kHz, VDD = $3.0V$, WDT disabled		
Power Down Current ⁽⁵⁾ Commercial	IPD	_	4.0 0.25	12 4.0	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled		
Industrial			4.0 0.25	14 5.0	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled		

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

19.2 DC Characteristics: PIC16C54B/C54C/C55A/C56A/C57C/C58B-04E, 20E (Extended) PIC16CR54B/CR54C/CR56A/CR57C/CR58B-04E, 20E (Extended)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions			
Supply Voltage	Vdd								
XT and RC options		3.0		5.5	V				
HS option		4.5	—	5.5	V				
RAM Data Retention Voltage ⁽²⁾	Vdr	-	1.5*	—	V	Device in SLEEP mode			
VDD start voltage to ensure Power-On Reset	VPOR	-	Vss	-	V	See Section 7.4 for details on Power-on Reset			
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	—	-	V/ms	See Section 7.4 for details on Power-on Reset			
Supply Current ⁽³⁾	IDD								
XT and RC ⁽⁴⁾ options		_	1.8	3.3	mA	Fosc = 4.0 MHz, VDD = 5.5V			
HS option		-	9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V			
Power Down Current ⁽⁵⁾	IPD	-	0.3	18	μA	VDD = 3.5V, WDT disabled			
		-	4.5	22	μA	VDD = 3.5V, WDT enabled			

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to V_{ss}, TOCKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

19.3 DC Characteristics: PIC16LC5X-04, PIC16LCR5X-04 (Commercial) PIC16LC5X-04I, PIC16LCR5X-04I (Industrial)

DC Characteristics Power Supply Pins	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \end{array}$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage	Vdd						
XT and RC options		3.0	_	5.5	V		
LP options		2.5	—	5.5	V		
RAM Data Retention Voltage ⁽²⁾	Vdr	—	1.5*	-	V	Device in SLEEP mode	
VDD start voltage to ensure Power-On Reset	VPOR	_	Vss	-	V	See Section 7.4 for details on Power-on Reset	
VDD rise rate to ensure Power-On Reset	SVDD	0.05*	—	-	V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾	IDD						
XT and RC ⁽⁴⁾ options		—	0.5	2.4	mA	Fosc = 4.0 MHz, VDD = 5.5V	
LP option, Commercial		—	11	27	μΑ	Fosc = 32 kHz, VDD = 2.5V WDT disabled	
LP option, Industrial		—	14	35	μΑ	FOSC = 32 kHz, VDD = 2.5V WDT disabled	
Power Down Current ⁽⁵⁾	IPD						
Commercial		-	2.5	10	μΑ	VDD = 2.5V, WDT enabled	
			0.25	2.0	μA	VDD = 2.5V, WDT disabled	
Industrial		-	2.5	12	μA	VDD = 2.5V, WDT enabled	
			0.25	3.0	μΑ	VDD = 2.5V, WDT disabled	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

DC Characteristics: PIC16C54B/C54C/C55A/C56A/C57C/C58B-04, 20, PIC16LCR5X-04 (Commercial) PIC16CR54B/CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial) PIC16CR54B/CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial) PIC16CR5X-04I, 20I (Commercial) PIC16C54B/C54C/C55A/C56A/C57C/C58B-04I, 20I, PIC16LC5X-04I (Industrial) PIC16C54B/C54C/C55A/C56A/C57C/C58B-04I, 20I, PIC16LC5X-04I (Industrial) PIC16C54B/C54C/C55A/C56A/C57C/C58B-04I, 20I, PIC16LC5X-04I (Industrial)

Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) **DC Characteristics** $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) All Pins Except $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) **Power Supply Pins** Operating Voltage VDD range is described in Section 19.1, Section 19.2 and Section 19.3. Typ⁽¹⁾ Characteristic Sym Min Max Units Conditions Input Low Voltage VIL I/O Ports Vss 0 8 Vpp V 4.5V < VDD < 5.5VI/O Ports Vss 0.15 VDD V otherwise MCLR (Schmitt Trigger) Vss 0.15 VDD V T0CKI (Schmitt Trigger) Vss 0.15 VDD V RC option only⁽⁴⁾ OSC1 (Schmitt Trigger) 0.15 Vpp V Vss XT. HS and LP options OSC1 0.3 VDD ____ Input High Voltage Vін 2.0 VDD V $4.5V < VDD \le 5.5V^{(5)}$ 0.25 VDD+0.8V Vnn V otherwise I/O ports MCLR (Schmitt Trigger) Vdd V 0.85 VDD TOCKI (Schmitt Trigger) Vdd V 0.85 VDD OSC1 (Schmitt Trigger) 0.85 VDD Vdd V RC option only⁽⁴⁾ XT. HS and LP options OSC1 0.7 VDD Vdd V Hysteresis of Schmitt VHYS 0.15VDD* v **Trigger inputs** Input Leakage Current⁽³⁾ For VDD < 5.5V lı∟ 0.5 $Vss \leq Vpin \leq Vdd$. I/O ports -1.0 +1.0μA Pin at hi-impedance VPIN = VSS +0.25V(2) MCLR +5.0-5.0 μA $V_{PIN} = V_{DD}(2)$ 0.5 +3.0 μΑ TOCKI $Vss \leq Vpin \leq Vdd$ -3.0 0.5 +3.0 μA OSC1 -3.0 0.5 $VSS \leq VPIN \leq VDD.$ μA XT, HS and LP options **Output Low Voltage** VOL I/O ports 0.6 V IOL = 8.7 mA. VDD = 4.5V OSC2/CLKOUT 0.6 V IOL = 1.6 mA, VDD = 4.5 V,RC option only **Output High Voltage** Vон I/O ports(3) VDD-0.7 V IOH = -5.4 mA, VDD = 4.5 VOSC2/CLKOUT Vpp-0.7 V IOH = -1.0 mA, VDD = 4.5 V,RC option only

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

19.5 Timing Parameter Symbology and Load Conditions


The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

2. TppS			
т			
F	Frequency	Т	Time
Lowerc	ase subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	OSC	oscillator
су	cycle time	OS	OSC1
drt	device reset timer	tO	TOCKI
io	I/O port	wdt	watchdog timer
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 19-1: LOAD CONDITIONS -PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B, PIC16CR5X



19.6 Timing Diagrams and Specifications

FIGURE 19-2: EXTERNAL CLOCK TIMING - PIC16C5X, PIC16CR5X




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X

AC Chara	cteristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^\circ C \leq T A \leq +70^\circ C \mbox{ (commercial)} \\ & -40^\circ C \leq T A \leq +85^\circ C \mbox{ (industrial)} \\ & -40^\circ C \leq T A \leq +125^\circ C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 19.1, Section 19.2 and Section 19.3.} \end{array}$							
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
	Fosc	External CLKIN Frequency ⁽²⁾	DC		4.0	MHz	XT osc mode		
			DC DC	_	4.0 20	MHz MHz	HS osc mode (04) HS osc mode (20)		
			DC	_	200	kHz	LP osc mode		
		Oscillator Frequency ⁽²⁾	DC	_	4.0	MHz	RC osc mode		
			0.455	—	4.0	MHz	XT osc mode		
			4	—	4.0	MHz	HS osc mode (04)		
			4	—	20	MHz	HS osc mode (20)		
			5	_	200	kHz	LP osc mode		
1	Tosc	External CLKIN Period ⁽²⁾	250	—	—	ns	XT osc mode		
			250	—	—	ns	HS osc mode (04)		
			50	—	—	ns	HS osc mode (20)		
			5.0	-	_	μs	LP osc mode		
		Oscillator Period ⁽²⁾	250	—	—	ns	RC osc mode		
			250	—	2,200	ns	XT osc mode		
			250	—	250	ns	HS osc mode (04)		
			50	—	250	ns	HS osc mode (20)		
			5.0	—	200	μs	LP osc mode		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcr) equals four times the input oscillator time base period.

TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X (CON'T)

AC Chara	cteristics	-40°C	≤ TA : ≤ TA : ≤ TA :	≤ +70°C ≤ +85°C ≤ +125°0	(comm (indust C (exter	ercial) rial) nded)	
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
2	Тсү	Instruction Cycle Time ⁽³⁾	—	4/Fosc	_	_	
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*		—	ns	XT oscillator
			20*	_	—	ns	HS oscillator
			2.0*	_	—	μs	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_	_	25*	ns	XT oscillator
			_	-	25*	ns	HS oscillator
			_	—	50*	ns	LP oscillator

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcr) equals four times the input oscillator time base period.




FIGURE 19-3: CLKOUT AND I/O TIMING - PIC16C5X, PIC16CR5X



AC Characteristics		$ \begin{array}{lll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD} \mbox{ range is described in Section 19.1, Section 19.2 and Section 19.3.} \end{array} $				
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns
12	TckR	CLKOUT rise time ⁽²⁾	_	5.0	15**	ns
13	TckF	CLKOUT fall time ⁽²⁾	_	5.0	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	_	_	40**	ns
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	_	_	ns
16	TckH2iol	Port in hold after CLKOUT ⁽²⁾	0*	_	_	ns
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾	_	_	100*	ns
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-	-	ns
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	-	_	ns
20	TioR	Port output rise time ⁽³⁾	_	10	25**	ns
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 19-1 for loading conditions.




FIGURE 19-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X, PIC16CR5X

TABLE 19-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X, PIC16CR5X

AC Charact	teristics							
Parameter No.	Sym	Characteristic Min Typ ⁽¹⁾ Max Units Conditions						
30	TmcL	MCLR Pulse Width (low)	1000*	_	—	ns	VDD = 5.0V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)	
32	TDRT	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)	
34	Tioz	I/O Hi-impedance from MCLR Low	100*	300*	1000*	ns		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-5: TIMER0 CLOCK TIMINGS - PIC16C5X, PIC16CR5X




TABLE 19-5: TIMER0 CLOCK REQUIREMENTS - PIC16C5X, PIC16CR5X

AC	Chara	Operating Tempera	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width - No Prescaler	0.5 TCY + 20*	—	_	ns		
		- With Prescaler	10*	_	_	ns		
41	Tt0L	T0CKI Low Pulse Width - No Prescaler	0.5 TCY + 20*	_	—	ns		
		- With Prescaler	10*	_	—	ns		
42	Tt0P	T0CKI Period	20 or <u>Tcy + 40</u> * N	—	—	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

20.0 DC AND AC CHARACTERISTICS -PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C /CR57C/C58B/CR58B

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.




FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

TABLE 20-1: RC	OSCILL	ATOR	FREQUENCIES
----------------	--------	------	-------------

Cext	Rext		erage 5 V, 25°C
20 pF	3.3 k	4.973 MHz	± 27%
	5 k	3.82 MHz	± 21%
	10 k	2.22 MHz	± 21%
	100 k	262.15 kHz	± 31%
100 pF	3.3 k	1.63 MHz	± 13%
	5 k	1.19 MHz	± 13%
	10 k	684.64 kHz	± 18%
	100 k	71.56 kHz	± 25%
300 pF	3.3 k	660 kHz	± 10%
	5.0 k	484.1 kHz	± 14%
	10 k	267.63 kHz	± 15%
	160 k	29.44 kHz	± 19%

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5 V.

PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58




FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF




FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF







FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF







PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58

















FIGURE 20-10: VTH (INPUT THRESHOLD TRIP POINT VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. VDD






FIGURE 20-11: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 20 PF, 25°C)

FIGURE 20-12: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 100 PF, 25°C)





FIGURE 20-13: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, 25°C)







FIGURE 20-14: WDT TIMER TIME-OUT PERIOD vs. VDD


TABLE 20-2: INPUT CAPACITANCE FOR PIC16C54s/C56s/C58s

Pin	Typical Capacitance (pF)				
FIN	18L PDIP	18L SOIC			
RA port	5.0	4.3			
RB port	5.0	4.3			
MCLR	17.0	17.0			
OSC1	4.0	3.5			
OSC2/CLKOUT	4.3	3.5			
TOCKI	3.2	2.8			

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

FIGURE 20-15: IOH vs. VOH, VDD = 3 V










FIGURE 20-17: IOL vs. VOL, VDD = 3 V






PIC16C54B/C54C/CR54B/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58

NOTES:

NOTES:

21.0 PACKAGING INFORMATION

Package Type: K04-007 18-Lead Plastic Dual In-line (P) - 300 mil




Units			INCHES*		М	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		18			18	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.013	0.018	0.023	0.33	0.46	0.58
Upper Lead Width	B1 [†]	0.055	0.060	0.065	1.40	1.52	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.005	0.010	0.015	0.13	0.25	0.38
Top to Seating Plane	A	0.110	0.155	0.155	2.79	3.94	3.94
Top of Lead to Seating Plane	A1	0.075	0.095	0.115	1.91	2.41	2.92
Base to Seating Plane	A2	0.000	0.020	0.020	0.00	0.51	0.51
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D‡	0.890	0.895	0.900	22.61	22.73	22.86
Molded Package Width	E‡	0.245	0.255	0.265	6.22	6.48	6.73
Radius to Radius Width	E1	0.230	0.250	0.270	5.84	6.35	6.86
Overall Row Spacing	eB	0.310	0.349	0.387	7.87	8.85	9.83
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter.

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."




Units			INCHES*		М	ILLIMETERS	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		28			28	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.016	0.019	0.022	0.41	0.48	0.56
Upper Lead Width	B1 [†]	0.040	0.053	0.065	1.02	1.33	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	с	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	А	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.070	0.090	0.110	1.78	2.29	2.79
Base to Seating Plane	A2	0.015	0.020	0.025	0.38	0.51	0.64
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D [‡]	1.345	1.365	1.385	34.16	34.67	35.18
Molded Package Width	E‡	0.280	0.288	0.295	7.11	7.30	7.49
Radius to Radius Width	E1	0.270	0.283	0.295	6.86	7.18	7.49
Overall Row Spacing	eB	0.320	0.350	0.380	8.13	8.89	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter.

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."





Mold Draft Angle Top	α	
Mold Draft Angle Bottom	β	
* Controlling Parameter		

Controlling Parameter.

Top to Seating Plane

Base to Seating Plane

Molded Package Width

Radius to Radius Width

Overall Row Spacing

Tip to Seating Plane

Package Length

Top of Lead to Seating Plane

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

0.173

0.101

0.023

0.125

1.395

0.550

0.577

0.660

10

10

0.185

0.121

0.030

0.135

1.465

0.555

0.587

0.680

15

15

4.06

2.04

0.38

2.92

35.05

12.80

14.40

16.26

5

5

4.38

2.55

0.57

3.18

35.43

13.97

14.66

16.76

10

10

4.70

3.06

0.76

3.43

37.20

14.10

14.91

17.27

15

15

0.160

0.081

0.015

0.115

1.380

0.505

0.567

0.640

5

5

A

A1

A2

D‡


E‡

E1

eB

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-051 18-Lead Plastic Small Outline (SO) - Wide, 300 mil




Units			INCHES*		М	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		18			18	
Overall Pack. Height	A	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D [‡]	0.450	0.456	0.462	11.43	11.58	11.73
Molded Package Width	E‡	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	¢	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	С	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	B [†]	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."




Package Type:	K04-052	28-Lead Plastic Small	Outline (S	O) – Wide, 300 mil
---------------	---------	-----------------------	------------	--------------------

Units			INCHES*		М	ILLIMETERS	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		28			28	
Overall Pack. Height	A	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D‡	0.700	0.706	0.712	17.78	17.93	18.08
Molded Package Width	E‡	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	¢	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	с	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	Bţ	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter.

- [†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."
- [‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-072 20-Lead Plastic Shrink Small Outine (SS) - 5.30 mm




Units			INCHES		M	ILLIMETER	S*
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.026			0.65	
Number of Pins	n		20			20	
Overall Pack. Height	A	0.068	0.073	0.078	1.73	1.86	1.99
Shoulder Height	A1	0.026	0.036	0.046	0.66	0.91	1.17
Standoff	A2	0.002	0.005	0.008	0.05	0.13	0.21
Molded Package Length	D‡	0.278	0.283	0.289	7.07	7.20	7.33
Molded Package Width	E‡	0.205	0.208	0.212	5.20	5.29	5.38
Outside Dimension	E1	0.301	0.306	0.311	7.65	7.78	7.90
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	с	0.005	0.007	0.009	0.13	0.18	0.22
Lower Lead Width	Bţ	0.010	0.012	0.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."




Package Type: K04-073 28-Lead Plastic Shrink Small Outline
--

Units			INCHES		М	ILLIMETERS	S*
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.026			0.65	
Number of Pins	n		28			28	
Overall Pack. Height	A	0.068	0.073	0.078	1.73	1.86	1.99
Shoulder Height	A1	0.026	0.036	0.046	0.66	0.91	1.17
Standoff	A2	0.002	0.005	0.008	0.05	0.13	0.21
Molded Package Length	D [‡]	0.396	0.402	0.407	10.07	10.20	10.33
Molded Package Width	E‡	0.205	0.208	0.212	5.20	5.29	5.38
Outside Dimension	E1	0.301	0.306	0.311	7.65	7.78	7.90
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	с	0.005	0.007	0.009	0.13	0.18	0.22
Lower Lead Width	B [†]	0.010	0.012	0.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter.


[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." Package Type: K04-010 18-Lead Ceramic Dual In-line with Window (JW) - 300 mil



Units			INCHES*		М	ILLIMETERS	3
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		18			18	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.019	0.021	0.41	0.47	0.53
Upper Lead Width	B1	0.050	0.055	0.060	1.27	1.40	1.52
Shoulder Radius	R	0.010	0.013	0.015	0.25	0.32	0.38
Lead Thickness	с	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	A	0.175	0.183	0.190	4.45	4.64	4.83
Top of Lead to Seating Plane	A1	0.091	0.111	0.131	2.31	2.82	3.33
Base to Seating Plane	A2	0.015	0.023	0.030	0.00	0.57	0.76
Tip to Seating Plane	L	0.125	0.138	0.150	3.18	3.49	3.81
Package Length	D	0.880	0.900	0.920	22.35	22.86	23.37
Package Width	E	0.285	0.298	0.310	7.24	7.56	7.87
Radius to Radius Width	E1	0.255	0.270	0.285	6.48	6.86	7.24
Overall Row Spacing	eB	0.345	0.385	0.425	8.76	9.78	10.80
Window Width	W1	0.130	0.140	0.150	0.13	0.14	0.15
Window Length	W2	0.190	0.200	0.210	0.19	0.2	0.21

* Controlling Parameter.



Package Type:	K04-013 28-Lead Ceramic Dual In-line with Window (JW) – 6	500 mil
---------------	---	---------

Units			INCHES*		М	ILLIMETERS	3
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.600			15.24	
Number of Pins	n		28			28	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.019	0.021	0.41	0.47	0.53
Upper Lead Width	B1	0.050	0.058	0.065	1.27	1.46	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	A	0.170	0.185	0.200	4.32	4.70	5.08
Top of Lead to Seating Plane	A1	0.110	0.128	0.146	2.78	3.24	3.70
Base to Seating Plane	A2	0.015	0.038	0.060	0.00	0.95	1.52
Tip to Seating Plane	L	0.125	0.138	0.150	3.18	3.49	3.81
Package Length	D	1.430	1.460	1.490	36.32	37.08	37.85
Package Width	E	0.514	0.520	0.526	13.06	13.21	13.36
Radius to Radius Width	E1	0.560	0.580	0.600	14.22	14.73	15.24
Overall Row Spacing	eB	0.610	0.660	0.710	15.49	16.76	18.03
Window Diameter	W	0.270	0.280	0.290	6.86	7.11	7.37


* Controlling Parameter.

21.1 Package Marking Information

18-Lead PDIP



28-Lead Skinny PDIP (.300")



28-Lead PDIP (.600")



18-Lead SOIC



28-Lead SOIC



20-Lead SSOP



28-Lead SSOP



Example

	PIC16C56-) RCI/P456 1 9823 CBA
--	--

Example




Example



Example

PIC16C54-	
XTI/S0218	
○ ☎ 9818 СДК	

Example



Example

PIC16C54
XTI/218
39820 CBP

Example



18-Lead CERDIP Windowed

		MMMMMMMM MMMMMMMM AABBCDE
--	--	---------------------------------

28-Lead CERDIP Skinny Windowed



28-Lead CERDIP Windowed





Example



Example



Legend	d: MMM	Microchip part number information				
	XXX	Customer specific information*				
	AA	Year code (last 2 digits of calendar year)				
	BB	Week code (week of January 1 is week '01')				
	С	Facility code of the plant at which wafer is manufactured				
		O = Outside Vendor				
		C = 5" Line				
		S = 6" Line				
		H = 8" Line				
	D	Mask revision number				
	E	Assembly code of the plant or country of origin in which				
		part was assembled				
Note:	In the event the full Microchip part number cannot be marked on one line, it will					
	be carried over to the next line thus limiting the number of available characters					
	for customer specific information.					

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

NOTES:

APPENDIX A: COMPATIBILITY

To convert code written for PIC16CXX to PIC16C5X, the user should take the following steps:

- Check any CALL, GOTO or instructions that modify the PC to determine if any program memory page select operations (PA2, PA1, PA0 bits) need to be made.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any special function register page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to proper value for processor used.
- 6. Remove any use of the ADDLW and SUBLW instructions.
- 7. Rewrite any code segments that use interrupts.

NOTES:

PIC16C5X

INDEX

Α

Absolute Maximum Ratings	
ALU Applications Architectural Overview	
Assembler MPASM Assembler	

В

Block Diagram	
On-Chip Reset Circuit	
PIC16C5X Series	10
Timer0	
TMR0/WDT Prescaler	30
Watchdog Timer	40
Brown-Out Protection Circuit	41

С

9
13
31, 42

D

DC and AC Characteristics - PIC16C54/55/56/5781	
DC and AC Characteristics -	
PIC16C54A/CR57B/C58A/CR58A159)
DC and AC Characteristics -	
PIC16C54B/CR54B/C56A/CR56A/C58B/CR58B	3
DC Characteristics 60, 61, 69, 70, 71, 72, 73	3
	3
Development Support 55	;
Development Tools55	;
Device Varieties7	ľ
Digit Carry bit9)

Е

Electrical Characteristics	
PIC16C52	59
PIC16C54/55/56/57	67
PIC16C54A	103
PIC16C54B/CR54B/C56A/CR56A/C58B/CR58B .	171
PIC16C58A	131
PIC16CR54A	89
PIC16CR57B	117
PIC16CR58A	145
Errata	4
External Power-On Reset Circuit	37

F

Family of Devices PIC16C5X	6
Features	
FSR	
FSR Register	24
Fuzzy Logic Dev. System (fuzzyTECH®-MP)	
1	
I/O Interfacing	
I/O Ports	25

I/O Programming Considerations 26 ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator 55 ID Locations 31, 42 INDF 36 INDF Register 24 Indirect Data Addressing 24 Instruction Cycle 13 Instruction Flow/Pipelining 13 Instruction Set Summary 43
К
KeeLoq® Evaluation and Programming Tools
L
Loading of PC 22, 23
Μ
MCLR
Memory Map 15
PIC16C52 15
PIC16C54s/CR54s/C55s15
PIC16C56s/CR56s
Memory Organization
Data Memory
Program Memory
MP-DriveWay™ - Application Code Generator
MPLAB C
MPLAB Integrated Development Environment
Software
0

One-Time-Programmable (OTP) Devices	7
OPTION	
OPTION Register	
OSC selection	31
Oscillator Configurations	33
Oscillator Types	
HS	33
LP	33
RC	33
XT	33

Ρ

Package Marking Information	204
Packaging Information	
PC	
PCL	
PIC16C54/55/56/57 Product Identification System	214
PIC16C5X Product Identification System	
PICDEM-1 Low-Cost PICmicro Demo Board	
PICDEM-2 Low-Cost PIC16CXX Demo Board	
PICDEM-3 Low-Cost PIC16CXXX Demo Board	
PICMASTER® In-Circuit Emulator	
PICSTART® Plus Entry Level Development System	n 55
Pin Configurations	2
Pinout Description - PIC16C52s, PIC16C54s,	
PIC16CR54s, PIC16C56s, PIC16CR56s,	
PIC16C58s, PIC16CR58s	11
Pinout Description - PIC16C55s, PIC16C57s,	
PIC16CR57s	12
POR	
Device Reset Timer (DRT)	31, 39
PD	35, 41
Power-On Reset (POR)	31, 36, 37
<u>TO</u>	35, 41
PORTA	

PIC16C5X

PORTB	25, 36
PORTC	25, 36
Power-Down Mode (SLEEP)	
Prescaler	
PRO MATE® II Universal Programmer	
Program Counter	
Q	
Q cycles	13
Quick-Turnaround-Production (QTP) Devices	7
R	
RC Oscillator	
Read Only Memory (ROM) Devices	7
Read-Modify-Write	
Register File Map	
PIC16C52, PIC16C54s, PIC16CR54s,	
PIC16C55s, PIC16C56s, PIC16CR56s	17
PIC16C57s/CR57s	18
PIC16C58s/CR58s	
Registers	
Special Function	19
Reset	31, 35
Reset on Brown-Out	41

s

SEEVAL® Evaluation and Programming System .	57
Serialized Quick-Turnaround-Production	
(SQTP) Devices	7
SLEEP	31, 42
Software Simulator (MPLAB-SIM)	57
Special Features of the CPU	
Special Function Registers	19
Stack	23
STATUS	
STATUS Register	9, 20

т

Timer0
Switching Prescaler Assignment
Timer0 (TMR0) Module27
TMR0 with External Clock
Timing Diagrams and Specifications63, 75, 97
Timing Parameter Symbology and
Load Conditions
TMR0
TRIS
TRIS Registers
U
UV Erasable Devices7
W
W
Wake-up from SLEEP
Wake-up from SLEEP42
Wake-up from SLEEP 42 Watchdog Timer (WDT) 31, 39
Wake-up from SLEEP
Wake-up from SLEEP 42 Watchdog Timer (WDT) 31, 39 Period 39 Programming Considerations 39

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

980106

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. PICmicro, *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

RE: Reader Response From: Name	
Company Address City / State / ZIP / Country	
Address City / State / ZIP / Country	
City / State / ZIP / Country	
Telephone: () FAX: ()	
Application (antional):	
Application (optional):	
Would you like a reply?YN	
Device: PIC16C5X Literature Number: DS30453B	
Questions:	
1. What are the best features of this document?	
 How does this document meet your hardware and software development needs? 	
3. Do you find the organization of this data sheet easy to follow? If not, why?	
4. What additions to the data sheet do you think would enhance the structure and subject?	
5. What deletions from the data sheet could be made without affecting the overall usefulness?	
6. Is there any incorrect or misleading information (what and where)?	
7. How would you improve this document?	
9 How would you improve our cettures overame and eiligen products?	
8. How would you improve our software, systems, and silicon products?	

PIC16C5X PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	-XX X Frequency Temperative Range Range		XXX Pattern	Exa a)	mples: PIC16C54A -04/P 301 = Commercial temp., PDIP package, 4MHz, normal VDD		
Device	PIC16C5X ⁽²⁾ , PIC ⁻ PIC16LC5X ⁽²⁾ , PIC PIC16CR5X ⁽²⁾ , PIC PIC16LCR5X ⁽²⁾ , P PIC16LV5X ⁽²⁾ , PIC	C16LC5XT ⁽³⁾ C16CR5XT ⁽³⁾ IC16LCR5XT ⁽³⁾		 limitis, QTP pattern #301. b) PIC16LC58A - 04I/SO = Industrial temp., SOIC package, 4MHz, Extended VDD limits. c) PIC16CR54A - 10I/P355 = ROM program memory, Industrial temp., PDIP package, 			
Frequency Range	02 = 2 MHz 04 = 4 MHz 10 = 10 MHz 20 = 20 MHz			Note	10MHz, normal VDD limits.		
Temperature Range	$b^{(1)} = 0^{\circ}C t$ $I = -40^{\circ}C t$	for JW ⁽⁴⁾ devices o +70°C (Comm o +85°C (Indust o +125°C (Autom	rial)		2: C = Standard VDD range LC = Extended VDD range CR = ROM Version, Standard VDD range LCR = ROM Version, Extended VDD		
Package	P = PDIP SO = SOIC (0 SP = Skinny	red CERDIP Gull Wing, 300 mil b PDIP (28-pin, 300 m 209 mil body)			range LV = Low Voltage VDD range 3: T = in tape and reel - SOIC, SSOP packages only. 4: UV erasable devices are tested to all		
Pattern	3-digit Pattern Coc	e for QTP, ROM (bla	ank otherwise)		available voltage/frequency options. Erased devices are oscillator type 04. The user can select 04, 10 or 20 oscillators by programmng the appro- priate configuration bits.		

PIC16C54/55/56/57 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	-XX Oscillator Type	X Temperature Range	/XX Package	XXX Pattern		Exam	•	
Device	PIC16C PIC16C PIC16C	54, PIC16C54T 55, PIC16C55T 56, PIC16C56T 57, PIC16C57T	2) 2) 2)			 a) PIC16C54 - XT/PXXX = "XT" oscillator, commercial temp., PDIP, QTP pattern. b) PIC16C55 - XTI/SO = "XT" oscillator, industrial temp., SOIC (OTP device) c) PIC16C55 /JW = Commercial temp. CERDIP with window. 		
Oscillator Type	RC LP XT HS 10 b ⁽¹⁾	= Resistor Capa = Low Power Cr = Standard Crys = High Speed C = 10 MHz Cryst = No type for JV	ystal stal/Resonato rystal al	r		.,	PIC16C57 - RC/S = "RC" oscillator, com- mercial temp., dice in waffle pack.	
Temperature Range	$b^{(1)} = 0^{\circ}C \text{ to } +70^{\circ}C \text{ (Commercial)}$ $I = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Industrial)}$ $E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Automotive)}$					Note 1: b = blank 2: T = in tape and reel - SOIC, SSOP packages only. 3: UV erasable devices are tested to a		
Package	JW P S SO SP SS	= Windowed CE = PDIP = Die in Waffle F = SOIC (Gull Wi = Skinny PDIP (= SSOP (209 m	Pack ing, 300 mil b 28 pin, 300 m			available voltage/frequency option Erased devices are oscillator type The user can select RC, LP, XT or oscillators by programming the ap priate configuration bits.		
Pattern	3-digit F	Pattern Code for	QTP (blank o	therwise)				

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)

2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using. For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302. NOTES:

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02